A critical path selection method for delay testing

被引：0
|
作者：
Padmanaban, S [1 ]
Tragoudas, S [1 ]
机构：
[1] Intel Corp, Hillsboro, OR 97124 USA
来源：
INTERNATIONAL TEST CONFERENCE 2004, PROCEEDINGS | 2004年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
An approach for selecting critical paths along which testable path delay faults can exist is presented. The proposed method is particularly helpful on path intensive circuits. Critical paths are selected implicitly with the aid of a combination of decision diagrams. An implicit method to eliminate untestable faults along the selected paths is also presented. The effectiveness of the approach is demonstrated on path intensive ISCAS'85, ISCAS'89 and ITC'99 benchmarks.
引用
收藏
页码：232 / 241
页数：10
相关论文
共 50 条
  • [41] A probabilistic model for path delay fault testing
    Su, CY
    Wu, CW
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2000, 16 (05) : 783 - 794
  • [42] Probabilistic model for path delay fault testing
    Su, Chih-Yuang
    Wu, Cheng-Wen
    2000, IIS, Taipei, Taiwan (16)
  • [43] The delay estimation of critical path in layout design
    Cai, MH
    Sun, LL
    Li, XG
    Yan, XL
    2002 3RD INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY PROCEEDINGS, 2002, : 179 - 181
  • [44] CRITICAL PATH DELAY CHECK SYSTEM.
    Kamikawai, Ryotaro
    Yamada, Minoru
    Chiba, Tsuneyo
    Furumaya, Kenichi
    Tsuchiya, Yoji
    Proceedings - Design Automation Conference, 1981, : 118 - 123
  • [45] Exploiting Deterministic TPG for Path Delay Testing
    李晓维
    JournalofComputerScienceandTechnology, 2000, (05) : 472 - 479
  • [46] Exploiting deterministic TPG for path delay testing
    Xiaowei Li
    Paul Y. S. Cheung
    Journal of Computer Science and Technology, 2000, 15 : 472 - 479
  • [47] Exploiting deterministic TPG for path delay testing
    Li, XW
    Cheung, PYS
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2000, 15 (05) : 472 - 479
  • [48] An efficient built-in self test method for robust path delay fault testing
    Voyiatzis, I
    Paschalis, A
    Nikolos, D
    Halatsis, C
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 8 (02): : 219 - 222
  • [49] Testing of critical paths for delay faults
    Sharma, M
    Patel, JH
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 634 - 641
  • [50] Delay modeling and critical-path delay calculation for MTCMOS circuits
    Ohkubo, Naoaki
    Usami, Kimiyoshi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (12) : 3482 - 3490
12345