A critical path selection method for delay testing

被引：0

作者：

Padmanaban, S ^{[1
]}

Tragoudas, S ^{[1
]}

机构：

[1] Intel Corp, Hillsboro, OR 97124 USA

来源：

INTERNATIONAL TEST CONFERENCE 2004, PROCEEDINGS | 2004年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

An approach for selecting critical paths along which testable path delay faults can exist is presented. The proposed method is particularly helpful on path intensive circuits. Critical paths are selected implicitly with the aid of a combination of decision diagrams. An implicit method to eliminate untestable faults along the selected paths is also presented. The effectiveness of the approach is demonstrated on path intensive ISCAS'85, ISCAS'89 and ITC'99 benchmarks.

引用

页码：232 / 241

页数：10

共 50 条

[21] A Heuristic Path Selection Method for Small Delay Defects Test
Foroutan, Paniz
Kamal, Mehdi
Navabi, Zainalabedin
PROCEEDINGS OF THE 2014 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2014, : 252 - 257
[22] Non-enumerative Generation of Path Delay Distributions and Its Application to Critical Path Selection
Somashekar, Ahish Mysore
Tragoudas, Spyros
Jayabharathi, Rathish
Gangadhar, Sreenivas
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2016, 22 (01)
[23] A novel delay optimization method for a critical path in VLSI design
Ma, Xiaolong
Wu, Minshun
Xu, Jiangtao
Chen, Guican
IEICE ELECTRONICS EXPRESS, 2013, 10 (18):
[24] Path Selection for Transition Path Delay Faults
Pomeranz, Irith
Reddy, Sudhakar M.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (03) : 401 - 409
[25] Representative Critical-Path Selection for Aging-Induced Delay Monitoring
Firouzi, Farshad
Ye, Fangming
Chakrabarty, Krishnendu
Tahoori, Mehdi B.
2013 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2013,
[26] On bounding the delay of a critical path
Lee, Leonard
Wang, Li-C.
IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, : 249 - +
[27] On the Reuse of Timing Resilient Architecture for Testing Path Delay Faults in Critical Paths
Kuentzer, Felipe A.
Juracy, Leonardo R.
Amory, Alexandre M.
PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 379 - 384
[28] Critical path effect based delay analysis method for construction projects
Yang, Jyh-Bin
Kao, Chih-Kuei
INTERNATIONAL JOURNAL OF PROJECT MANAGEMENT, 2012, 30 (03) : 385 - 397
[29] False-path-aware statistical timing analysis and efficient path selection for delay testing and timing validation
Liou, JJ
Krstic, A
Wang, LC
Cheng, KT
39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 566 - 569
[30] Critical path selection for deep sub-micron delay test and timing validation
Liou, JJ
Wang, LC
Krstic, A
Cheng, KTT
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2003, E86A (12) : 3038 - 3048

← 1 2 3 4 5 →