A critical path selection method for delay testing

被引：0
|
作者：
Padmanaban, S [1 ]
Tragoudas, S [1 ]
机构：
[1] Intel Corp, Hillsboro, OR 97124 USA
来源：
INTERNATIONAL TEST CONFERENCE 2004, PROCEEDINGS | 2004年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
An approach for selecting critical paths along which testable path delay faults can exist is presented. The proposed method is particularly helpful on path intensive circuits. Critical paths are selected implicitly with the aid of a combination of decision diagrams. An implicit method to eliminate untestable faults along the selected paths is also presented. The effectiveness of the approach is demonstrated on path intensive ISCAS'85, ISCAS'89 and ITC'99 benchmarks.
引用
收藏
页码：232 / 241
页数：10
相关论文
共 50 条
  • [1] Parameterized critical path selection for delay fault testing
    Siebert, Miroslav
    Gramatova, Elena
    2015 IEEE 18TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS 2015), 2015, : 153 - 156
  • [2] An adaptive path selection method for delay testing
    Jone, WB
    Yeh, WS
    Yeh, CW
    Das, SR
    IMTC/2000: PROCEEDINGS OF THE 17TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE: SMART CONNECTIVITY: INTEGRATING MEASUREMENT AND CONTROL, 2000, : 212 - 216
  • [3] An adaptive path selection method for delay testing
    Jone, WB
    Yeh, WS
    Yeh, CW
    Das, SR
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2001, 50 (05) : 1109 - 1118
  • [4] Critical Path Selection for Delay Testing Considering Coupling Noise
    Rajeshwary Tayade
    Jacob A. Abraham
    Journal of Electronic Testing, 2009, 25 : 213 - 223
  • [5] Critical Path Selection for Delay Testing Considering Coupling Noise
    Tayade, Rajeshwary
    Abraham, Jacob A.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2009, 25 (4-5): : 213 - 223
  • [6] On effective criterion of path selection for delay testing
    Fukunaga, M
    Kajihara, S
    Takeoka, S
    Yosimura, S
    ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 757 - 762
  • [7] Evaluation of delay testing based on path selection
    Fukunaga, M
    Kajihara, S
    Takeoka, S
    Yoshimura, S
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2003, E86A (12) : 3208 - 3210
  • [8] Recursive Path Selection For Delay Fault Testing
    Chung, Jaeyong
    Abraham, Jacob A.
    2009 27TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2009, : 65 - 70
  • [9] Critical path selection for delay fault testing based upon a statistical timing model
    Wang, LC
    Liou, JJ
    Cheng, KT
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (11) : 1550 - 1565
  • [10] Efficient path selection for delay testing based on path clustering
    Tani, S
    Teramoto, M
    Fukazawa, T
    Matsuhiro, K
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1999, 15 (1-2): : 75 - 85
12345