Hardware acceleration of matrix multiplication on a Xilinx FPGA

被引：20
|
作者：
Dave, Nirav [1 ]
Fleming, Kermin [1 ]
King, Myron [1 ]
Pellauer, Michael [1 ]
Vijayaraghavan, Muralidaran [1 ]
机构：
[1] MIT, Comp Sci & Artificial Intelligence Lab, Cambridge, MA 02139 USA
来源：
MEMOCODE'07: FIFTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS | 2007年
关键词：
D O I：
10.1109/MEMCOD.2007.371239
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：97 / +
页数：2
相关论文
共 50 条
  • [41] OpenDSP in Xilinx FPGA
    Salim, A. J.
    Othman, M.
    Ali, M. A. Mohd
    2005 ASIAN CONFERENCE ON SENSORS AND THE INTERNATIONAL CONFERENCE ON NEW TECHNIQUES IN PHARMACEUTICAL AND BIOMEDICAL RESEARCH, PROCEEDINGS, 2005, : 185 - 189
  • [42] Hardware Acceleration of Video Edge Detection with Hight Level Synthesis on the Xilinx Zynq Platform
    Saidani, Taoufik
    Ghodhbani, Refka
    ENGINEERING TECHNOLOGY & APPLIED SCIENCE RESEARCH, 2022, 12 (01) : 8007 - 8012
  • [43] Automatic tuning matrix multiplication performance on graphics hardware
    Jiang, CH
    Snir, M
    PACT 2005: 14TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2005, : 185 - 194
  • [44] Comparison of Hardware Accelerator of Matrix Multiplication with Approximate Adders
    Chung, Yunchul
    Cho, Manhee
    Kim, Youngmin
    2021 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2021,
  • [45] An Efficient Hardware Design Tool for Scalable Matrix Multiplication
    Aslan, Semih
    Desmouliers, Christophe
    Oruklu, Erdal
    Saniie, Jafar
    53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 1262 - 1265
  • [46] Hardware Support for Efficient Sparse Matrix Vector Multiplication
    Ku, Anderson Kuei-An
    Kuo, Jenny Yi-Chun
    Xue, Jingling
    EUC 2008: PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING, VOL 1, MAIN CONFERENCE, 2008, : 37 - 43
  • [47] Hardware Acceleration of Hermite Matrix Eigenvalue Decomposition
    Wang, Weijiang
    Li, Zeying
    Xue, Chengbo
    Li, Xiangnan
    Ren, Shiwei
    Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology, 2023, 43 (09): : 988 - 994
  • [48] FPGA accelerator for floating-point matrix multiplication
    Jovanovic, Z.
    Milutinovic, V.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2012, 6 (04): : 249 - 256
  • [49] An optimized floating-point matrix multiplication on FPGA
    Zhang, T., 1832, Asian Network for Scientific Information (12):
  • [50] Integrating FPGA-based hardware acceleration with relational databases
    Liu, Ke
    Tong, Haonan
    Sun, Zhongxiang
    Ren, Zhixin
    Huang, Guangkui
    Zhu, Hongyin
    Liu, Luyang
    Lin, Qunyang
    Zhang, Chuang
    PARALLEL COMPUTING, 2024, 119
12345