共 13 条
[1]
ARISHA A, 2003, THESIS DUBLIN CITY U
[2]
Banks J, 2000, P WINT SIM C
[3]
DICKENS C, 1994, TALE 2 CITIES, pCH1
[4]
DONIAVI A, 1999, THESIS U BATH UK
[5]
HAINES LA, 1990, IEEE P NAT AER EL C, V2, P806
[6]
HILTON C, 1998, INTEL TECHNOL J
[8]
Nayani N, 1998, 1998 WINTER SIMULATION CONFERENCE PROCEEDINGS, VOLS 1 AND 2, P1017, DOI 10.1109/WSC.1998.745835
[9]
Quantifying the benefits of cycle time reduction in semiconductor wafer fabrication
[J].
IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING,
2000, 23 (01)
:39-47
[10]
Phadke M.S., 1995, QUALITY ENG USING RO