Parametric Variation Analysis of Symmetric Double Gate Charge Plasma JLTFET for Biosensor Application

被引:79
作者
Wadhwa, Girish [1 ]
Raj, Balwinder [1 ]
机构
[1] Natl Inst Technol Jalandhar, Dept Elect & Commun Engn, Jalandhar 144011, India
关键词
Charge plasma; dielectric modulation (DM); junctionless tunnel FET (JLTFET); dual material gate (DMG); sensitivity; biosensor; FIELD-EFFECT TRANSISTOR; JUNCTIONLESS TRANSISTOR; DUAL-MATERIAL; PERFORMANCE; DEVICE;
D O I
10.1109/JSEN.2018.2846409
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Nanoscale devices have great potential for providing a platform for detecting biomolecules. There are a number of difficulties observed during the fabrication process of these devices, such as random dopant fluctuation, thermal budget, and so on. To cut down these problems, charge-plasma-based concept is introduced. This paper proposes the implementation of chargeplasma-based gate underlap dielectric modulated junctionless tunnel field-effect transistor (CPB DM-JLTFET) for the label free electrical recognition of biomolecules like cell, enzyme, deoxyribonucleic acid, protein, and so on via incorporating the dielectric modulation technique. A gate underlap region is formed in the device via etching oxide material. Label free detection of biomolecules depends upon the electrical property of biomolecules. The effect of device parameters such as cavity length and cavity thickness on surface potential, subthreshold slope, I-ON/ I-OFF ratio, and their sensitivity have been discussed. This paper investigates the performance of CPB DM-JLTFET for biomolecule sensing applications while varying dielectric constant, surface density, cavity length, and cavity thickness at different biasing conditions. The device proposed is implemented and simulated by using an ATLAS device simulator.
引用
收藏
页码:6070 / 6077
页数:8
相关论文
共 27 条
[1]   Modeling and Simulation Investigation of Sensitivity of Symmetric Split Gate Junctionless FET for Biosensing Application [J].
Ajay ;
Narang, Rakhi ;
Saxena, Manoj ;
Gupta, Mridula .
IEEE SENSORS JOURNAL, 2017, 17 (15) :4853-4861
[2]  
Amin SI, 2016, 2016 IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND ELECTRONICS ENGINEERING (UPCON), P167, DOI 10.1109/UPCON.2016.7894646
[3]   Charge-plasma based dual-material and gate-stacked architecture of junctionless transistor for enhanced analog performance [J].
Amin, S. Intekhab ;
Sarin, R. K. .
SUPERLATTICES AND MICROSTRUCTURES, 2015, 88 :582-590
[4]   Analog performance investigation of misaligned double gate junctionless transistor [J].
Amin, S. Intekhab ;
Sarin, R. K. .
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2015, 14 (03) :675-685
[5]  
Anand S., 2017, EUR ADV MAT C, V2, P384
[6]  
Anand S, 2017, J SEMICOND, V38, DOI 10.1088/1674-4926/38/2/024001
[7]  
[Anonymous], 2016, ATLAS DEV SIM SOFTW
[9]   Spiral-path high-sensitivity silicon photonic wire molecular sensor with temperature-independent response [J].
Densmore, A. ;
Xu, D. -X. ;
Janz, S. ;
Waldron, P. ;
Mischki, T. ;
Lopinski, G. ;
Delage, A. ;
Lapointe, J. ;
Cheben, P. ;
Lamontagne, B. ;
Schmid, J. H. .
OPTICS LETTERS, 2008, 33 (06) :596-598
[10]   Junctionless Tunnel Field Effect Transistor [J].
Ghosh, Bahniman ;
Akram, Mohammad Waseem .
IEEE ELECTRON DEVICE LETTERS, 2013, 34 (05) :584-586