Hardware implementation of genetic algorithms using FPGA

被引：0
|
作者：
Tang, W [1 ]
Yip, L [1 ]
机构：
[1] City Univ Hong Kong, Dept Elect Engn, Kowloon, Hong Kong, Peoples R China
来源：
2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS | 2004年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, a hardware implementation of genetic algorithm using field-programmable gate arrays (FPGAs) is described and implemented. Such development can greatly improve the speed of genetic algorithm by the hardware parallel and pipelined architectures. In our design, various configurations of parallelization are available with a PCi board based design, which further helps in forming a fast optimization tool for real-world applications.
引用
收藏
页码：549 / 552
页数：4
相关论文
共 50 条
  • [41] A hardware pipeline for function optimization using Genetic Algorithms
    Pakhira, Malay K.
    De, Rajat K.
    GECCO 2005: Genetic and Evolutionary Computation Conference, Vols 1 and 2, 2005, : 949 - 956
  • [42] FPGA segmented channel routing using genetic algorithms
    Wang, LP
    Zhou, L
    Liu, W
    2005 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-3, PROCEEDINGS, 2005, : 2161 - 2165
  • [43] The Modeling and Hardware Implementation of Semiconductor Circuit Elements by Using ANN and FPGA
    Tuntas, R.
    ACTA PHYSICA POLONICA A, 2015, 128 (2B) : B78 - B81
  • [44] Hardware Implementation of Math Module based on CORDIC Algorithm using FPGA
    Ibrahim, Muhammad Nasir
    Tack, Chen Kean
    Idroas, Mariani
    Bilmas, Siti Noormaya
    Yahya, Zuraimi
    2013 19TH IEEE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS (ICPADS 2013), 2013, : 628 - 632
  • [45] Hardware Acceleration-Based Scheme for UNET Implementation Using FPGA
    Khalil, Kasem
    Abdelfattah, Rabab
    Abdelfatah, Kareem
    Sherif, Ahmed
    2024 IEEE 3RD INTERNATIONAL CONFERENCE ON COMPUTING AND MACHINE INTELLIGENCE, ICMI 2024, 2024,
  • [46] Efficient Hardware Implementation of Cube Architecture using Yavadunam Sutra on FPGA
    Thakare, Mansi
    Yash, Palak
    Chakraborty, Debaleena
    Jajodia, Babita
    2021 IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2021, : 373 - 376
  • [47] Hardware Implementation of EMD Using DSP and FPGA for Online Signal Processing
    Lee, Ming-Huan
    Shyu, Kuo-Kai
    Lee, Po-Lei
    Huang, Chien-Ming
    Chiu, Yun-Jen
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2011, 58 (06) : 2473 - 2481
  • [48] Hardware implementation of parallel SOARS using FPGA based multiprocessor architecture
    Tanuma, Hideki
    Deguchi, Hiroshi
    Shimizu, Tetsuo
    AGENT-BASED APPROACHES IN ECONOMIC AND SOCIAL COMPLEX SYSTEMS IV, 2007, 3 : 199 - +
  • [49] Hardware implementation of a census-based stereo matching using FPGA
    Chang, Jiho
    Choi, Seung Min
    Lim, Eul-Gyoon
    Cho, Jae-il
    PROCEEDINGS OF THE SIXTEENTH INTERNATIONAL SYMPOSIUM ON ARTIFICIAL LIFE AND ROBOTICS (AROB 16TH '11), 2011, : 771 - 774
  • [50] Hardware Based Design and Implementation of a Bottle Recycling Machine using FPGA
    Karin, Maofic Farhan
    Noor, Khandaker Sharif
    Zaman, Hasan U.
    2016 IEEE CONFERENCE ON SYSTEMS, PROCESS AND CONTROL (ICSPC), 2016, : 43 - 46
12345