Hardware implementation of genetic algorithms using FPGA

被引：0
|
作者：
Tang, W [1 ]
Yip, L [1 ]
机构：
[1] City Univ Hong Kong, Dept Elect Engn, Kowloon, Hong Kong, Peoples R China
来源：
2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS | 2004年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, a hardware implementation of genetic algorithm using field-programmable gate arrays (FPGAs) is described and implemented. Such development can greatly improve the speed of genetic algorithm by the hardware parallel and pipelined architectures. In our design, various configurations of parallelization are available with a PCi board based design, which further helps in forming a fast optimization tool for real-world applications.
引用
收藏
页码：549 / 552
页数：4
相关论文
共 50 条
  • [31] Hardware Implementation of Tanh Exponential Activation Function using FPGA
    Bouguezzi, Safa
    Faiedh, Hassene
    Souani, Chokri
    2021 18TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS & DEVICES (SSD), 2021, : 1020 - 1025
  • [32] Hardware implementation of CMAC neural network using FPGA approach
    Chung, Chao-Ming
    Lin, Chih-Min
    Chiang, Ching-Tsan
    Yeung, Daniel S.
    PROCEEDINGS OF 2007 INTERNATIONAL CONFERENCE ON MACHINE LEARNING AND CYBERNETICS, VOLS 1-7, 2007, : 2005 - +
  • [33] Implementation of an Edge Detection Algorithm using FPGA Reconfigurable Hardware
    Abed, Sa'ed
    JOURNAL OF ENGINEERING RESEARCH, 2020, 8 (01): : 179 - 197
  • [34] Performance improvement and hardware implementation of OpenFlow switch using FPGA
    Yazdinejad, Abbas
    Bohlooli, Ali
    Jamshidi, Kamal
    2019 IEEE 5TH CONFERENCE ON KNOWLEDGE BASED ENGINEERING AND INNOVATION (KBEI 2019), 2019, : 515 - 520
  • [35] Design and Implementation of Edge Detection Algorithms Using FPGA
    Nikita, P.
    Chickerur, Satyadhyan
    PROCEEDINGS OF THE 13TH INTERNATIONAL CONFERENCE ON SOFT COMPUTING AND PATTERN RECOGNITION (SOCPAR 2021), 2022, 417 : 563 - 572
  • [36] Hardware implementation of Moore test on FPGA
    Hisakado, T
    Nishimura, T
    Okumura, K
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 653 - 656
  • [37] Implementation of an Embedded Hardware of FVRS on FPGA
    Jadhav, Mrunali
    Nerkar, Priva M.
    2015 IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING (ICIP), 2015, : 48 - 53
  • [38] A hardware implementation in FPGA of the Rijndael algorithm
    Chitu, C
    Chien, D
    Chien, C
    Verbauwhede, I
    Chang, F
    2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2002, : 507 - 510
  • [39] Implementation of Parametric Hardware Trojan in FPGA
    Yang, Yipei
    Ye, Jing
    Li, Xiaowei
    Han, Yinhe
    Li, Huawei
    Hu, Yu
    2019 IEEE INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA 2019), 2019, : 37 - 42
  • [40] Hardware Implementation of Recursive Algorithms
    Mihhailov, Dmitri
    Sklyarov, Valery
    Skliarova, Iouliia
    Sudnitson, Alexander
    53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 225 - 228
12345