A New Reduced Switch Count Seven Level Cascaded Multilevel Inverter for BLDC Motor

被引：0

作者：

Murugesan, M. ^{[1
]}

Sivaranjani, S. ^{[1
]}

Baby, M. ^{[2
]}

Bhuvaneswari, K. ^{[2
]}

机构：

[1] VSB Engn Coll, Dept Elect & Elect Engn, Karur 639111, Tamil Nadu, India

[2] VSB Engn Coll, Power Syst Engn, Karur 639111, Tamil Nadu, India

来源：

PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING & COMMUNICATION SYSTEMS (ICACCS) | 2013年

关键词：

cascaded multilevel inverter; H-bridge multilevel inverter; THD; PWM; IGBT; Multilevel Inverter (MLI); BLDC Motor;

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

In this paper, a new seven level reduced switch count inverter is introduced for BLDC Motor. In conventional H-bridge multilevel inverter to produce a seven level twelve number of switches are used. Due to involvement of high number of switches thereby the harmonics, switching losses, cost and the total harmonics distortion is increased. This proposed topology involves only eight numbers of switches. It dramatically reduces the switches for high number of levels that reduces the switching losses; cost and low order harmonics and thus effectively decreases total harmonics distortion.

引用

页数：6

共 10 条

[1] Control of a multilevel converter using resultant theory [J].

Chiasson, JN ;

Tolbert, LM ;

McKenzie, KJ ;

Du, Z .

IEEE TRANSACTIONS ON CONTROL SYSTEMS TECHNOLOGY, 2003, 11 (03) :345-354

[2]

Corzine K.A., 2002, IEEE Trans. On Ind. Elect, V49, P766

[3] Control of cascaded multilevel inverters [J].

Corzine, KA ;

Wielebski, MW ;

Peng, FZ ;

Wang, J .

IEEE TRANSACTIONS ON POWER ELECTRONICS, 2004, 19 (03) :732-738

[4]

FRACCHIA M, 1992, IEEE POWER ELECTRON, P1205, DOI 10.1109/PESC.1992.254737

[5]

Ismail S. T., 2006, 1 INT POW EN C PEC P

[6] Hybrid multilevel power conversion system: A competitive solution for high-power applications [J].

Manjrekar, MD ;

Steimer, PK ;

Lipo, TA .

IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2000, 36 (03) :834-841

[7] GENERALIZED TECHNIQUES OF HARMONIC ELIMINATION AND VOLTAGE CONTROL IN THYRISTOR INVERTERS .1. HARMONIC ELIMINATION [J].

PATEL, HS ;

HOFT, RG .

IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 1973, IA 9 (03) :310-317

[8] A generalized multilevel inverter topology with self voltage balancing [J].

Peng, FZ .

IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2001, 37 (02) :611-618

[9]

Peng FZ, 1996, IEEE T IND APPL, V32, P1130, DOI 10.1109/28.536875

[10] Multilevel converters for large electric drives [J].

Tolbert, LM ;

Peng, FZ ;

Habetler, TG .

IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 1999, 35 (01) :36-44

← 1 →