The impact of NoC reuse on the testing of core-based systems

被引：54

作者：

Cota, E ^{[1
]}

Kreutz, M ^{[1
]}

Zeferino, CA ^{[1
]}

Carro, L ^{[1
]}

Lubaszewski, M ^{[1
]}

Susin, A ^{[1
]}

机构：

[1] Univ Fed Rio Grande do Sul, Inst Informat, PPGC, Porto Alegre, RS, Brazil

来源：

21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS | 2003年

关键词：

D O I：

10.1109/VTEST.2003.1197643

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The authors propose the reuse of on-chip networks for the test of core-based systems that use this platform. Two possibilities of reuse are proposed and discussed with respect to test time minimization. An algorithm exploiting network characteristics to reduce test time is presented. Experimental results show that the parallelization capability of the network can be exploited to reduce the system test time, whereas area and pin overhead are strongly minimized.

引用

页码：128 / 133

页数：6

共 19 条

[11] A structured and scalable mechanism for test access to embedded reusable cores [J].

Marinissen, EJ ;

Arendsen, R ;

Bos, G ;

Dingemanse, H ;

Lousberg, M ;

Wouters, C .

INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, :284-293

[12]

MARINISSEN EJ, 2002, ITC 02

[13]

NAHVI M, 2001, ETW

[14] Structural fault testing of embedded cores using pipelining [J].

Nourani, M ;

Papachristou, CA .

JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1999, 15 (1-2) :129-144

[15] Testing of core-based systems-on-a-chip [J].

Ravi, S ;

Lakshminarayana, G ;

Jha, NK .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (03) :426-439

[16] A structured test re-use methodology for core-based system chips [J].

Varma, P ;

Bhatia, S .

INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, :294-302

[17] An IEEE 1149.1 based test access architecture for ICs with embedded cores [J].

Whetsel, L .

ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, :69-78

[18] A study on communication issues for systems-on-chip [J].

Zeferino, CA ;

Kreutz, ME ;

Carro, L ;

Susin, AA .

15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2002, :121-126

[19] Test requirements for embedded core based systems and IEEE P1500 [J].

Zorian, Y .

ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, :191-199

← 1 2 →