Fast and scalable lock methods for video coding on many-core architecture

被引:3
|
作者
Xu, Weizhi [2 ,6 ]
Yu, Hui [3 ]
Lu, Dianjie [4 ]
Song, Fenglong [2 ]
Wang, Da [2 ]
Ye, Xiaochun [2 ]
Pei, Songwei [5 ]
Fan, Dongrui [2 ]
Xie, Hongtao [1 ]
机构
[1] Chinese Acad Sci, Inst Informat Engn, Natl Engn Lab Informat Secur Technol, Beijing, Peoples R China
[2] Tsinghua Univ, Inst Microelect, Beijing 100084, Peoples R China
[3] Chinese Acad Sci, Inst Comp Technol, Key Lab Intelligent Informat Proc, Beijing, Peoples R China
[4] Shandong Normal Univ, Sch Informat Sci & Engn, Jinan, Peoples R China
[5] Beijing Univ Chem Technol, Dept Comp Sci & Technol, Beijing 100029, Peoples R China
[6] Chinese Acad Sci, Inst Comp Technol, State Key Lab Comp Architecture, Beijing, Peoples R China
关键词
Many-core; Hardware lock; Centralized lock; Distributed lock; Micro-benchmarks; Godson-T; Software lock; Single-core processor; SHARED-MEMORY MULTIPROCESSORS; HIGHLY PARALLEL FRAMEWORK; DEBLOCKING FILTER; HEVC; SYNCHRONIZATION; ALGORITHMS; PROCESSOR; PLATFORM;
D O I
10.1016/j.jvcir.2014.06.009
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Many-core processors are good candidates for speeding up video coding because the parallelism of these applications can be exploited more efficiently by the many-core architecture. Lock methods are important for many-core architecture to ensure correct execution of the program and communication between threads on chip. The efficiency of lock method is critical to overall performance of chipped many-core processor. In this paper, we propose two types of hardware locks for on-chip many-core architecture, a centralized lock and a distributed lock. First, we design the architectures of centralized lock and distributed lock to implement the two hardware lock methods. Then, we evaluate the performance of the two hardware locks and a software lock by quantitative evaluation micro-benchmarks on a many-core processor simulator Godson-T. The experimental results show that the locks with dedicated hardware support have higher performance than the software lock, and the distributed hardware lock is more scalable than the centralized hardware lock. (C) 2014 Elsevier Inc. All rights reserved.
引用
收藏
页码:1758 / 1762
页数:5
相关论文
共 50 条
  • [41] A computationally scalable fast intra coding scheme for HEVC video encoder
    Elahe Hosseini
    Farhad Pakdaman
    Mahmoud Reza Hashemi
    Mohammad Ghanbari
    Multimedia Tools and Applications, 2019, 78 : 11607 - 11630
  • [42] A computationally scalable fast intra coding scheme for HEVC video encoder
    Hosseini, Elahe
    Pakdaman, Farhad
    Hashemi, Mahmoud Reza
    Ghanbari, Mohammad
    MULTIMEDIA TOOLS AND APPLICATIONS, 2019, 78 (09) : 11607 - 11630
  • [43] Optimized Parallel Implementation of Face Detection Based on Embedded Heterogeneous Many-Core Architecture
    Gao, Fang
    Huang, Zhangqin
    Wang, Shulong
    Ji, Xinrong
    INTERNATIONAL JOURNAL OF PATTERN RECOGNITION AND ARTIFICIAL INTELLIGENCE, 2017, 31 (07)
  • [44] Characterizing and optimizing Java-based HPC applications on Intel many-core architecture
    Yang YU
    Tianyang LEI
    Haibo CHEN
    Binyu ZANG
    Science China(Information Sciences), 2017, 60 (12) : 207 - 223
  • [45] Scalable and Memory-efficient Spin Locks for Embedded Tile-based Many-core Architectures
    Awamoto, Shinichi
    Chishiro, Hiroyuki
    Kato, Shinpei
    2018 IEEE 21ST INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING (ISORC 2018), 2018, : 25 - 32
  • [46] Scalable energy-efficient parallel sorting on a fine-grained many-core processor array
    Stillmaker, Aaron
    Bohnenstiehl, Brent
    Stillmaker, Lucas
    Baas, Bevan
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2020, 138 : 32 - 47
  • [47] A scalable and fault-tolerant network routing scheme for many-core and multi-chip systems
    Tsai, Wen-Chung
    Chu, Kuo-Chih
    Hu, Yu-Hen
    Chen, Sao-Jie
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2012, 72 (11) : 1433 - 1441
  • [48] Scalable High-Performance Parallel Design for Network Intrusion Detection Systems on Many-Core Processors
    Jiang, Haiyang
    Zhang, Guangxing
    Xie, Gaogang
    Salamatian, Kave
    Mathy, Laurent
    2013 ACM/IEEE SYMPOSIUM ON ARCHITECTURES FOR NETWORKING AND COMMUNICATIONS SYSTEMS (ANCS), 2013, : 137 - 146
  • [49] Efficient Parallelization of 5G-PUSCH on a Scalable RISC-V Many-Core Processor
    Bertuletti, Marco
    Zhang, Yichao
    Vanelli-Coralli, Alessandro
    Benini, Luca
    2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
  • [50] Methods and Tools for Wavelet-Based Scalable Multiview Video Coding
    Garbas, Jens-Uwe
    Pesquet-Popescu, Beatrice
    Kaup, Andre
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2011, 21 (02) : 113 - 126