Combinational divider in FPGA

被引：0

作者：

Kolouch, Jaromir ^{[1
]}

机构：

[1] Brno Univ Technol, Dept Radio Elect, Brno 61200, Czech Republic

来源：

2007 17TH INTERNATIONAL CONFERENCE RADIOELEKTRONIKA, VOLS 1 AND 2 | 2007年

关键词：

arithmetic functions; combinational logic; integer division; synthesis; FPGA; propagation delay;

D O I：

暂无

中图分类号：

TN [电子技术、通信技术];

学科分类号：

0809 ;

摘要：

The possibility of synthesis of combinational divider for unsigned integer numbers in FPGA devices is considered with respect to recent technology development. Three VHDL models are discussed, and corresponding synthesis and implementation results - resource consumption and propagation delay, together with the bit width limitation, are compared.

引用

页码：47 / 50

页数：4

共 50 条

[41] Design of FPGA-based Mealy FSMs with Counters [J].

Barkalov, Alexander ;

Titarenko, Larysa ;

Chmielewski, Slawomir ;

Mielcarek, Kamil .

2019 8TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2019,

[42] DP-FPGA: An FPGA architecture optimized for datapaths [J].

Cherepacha, D ;

Lewis, D .

VLSI DESIGN, 1996, 4 (04) :329-343

[43] Design and Analysis of Memristor-based Combinational Circuits [J].

Singh, Anuradha .

IETE JOURNAL OF RESEARCH, 2020, 66 (02) :182-191

[44] On the Use of Evolutionary Programming for Combinational Logic Circuits Design [J].

Contreras-Cruz, Marco A. ;

Ayala-Ramirez, Victor ;

Alvarado-Velazco, Paola B. .

PROGRESS IN PATTERN RECOGNITION IMAGE ANALYSIS, COMPUTER VISION, AND APPLICATIONS, CIARP 2014, 2014, 8827 :191-198

[45] Dsss with FPGA [J].

Ilker, Ethem Okan ;

Dikmese, Sener ;

Dincer, Hasan .

2007 IEEE 15TH SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS, VOLS 1-3, 2007, :588-+

[46] Dynamic fault diagnosis of combinational and sequential circuits on reconfigurable hardware [J].

Kocan, Fatih ;

Saab, Daniel G. .

JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2007, 23 (05) :405-420

[47] Dynamic FPGA routing for just-in-time FPGA compilation [J].

Lysecky, R ;

Vahid, F ;

Tan, SXD .

41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, :954-959

[48] Baseband implementation of OTR-UWB receiver using FPGA [J].

Gharaee, Hossein ;

Nabavi, Abdolreza .

AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2010, 64 (03) :258-266

[49] An Efficient Approach for Soft Error Rate Estimation of Combinational Circuits [J].

Raji, Mohsen ;

Saeedi, Fereshte ;

Ghavami, Behnam ;

Pedram, Hossein .

2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2014, :567-574

[50] Glitch Elimination and Optimization of Dynamic Power Dissipation in Combinational Circuits [J].

Karthik, H. S. ;

Naik, B. Mohan Kumar .

2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRONICS, COMPUTERS AND COMMUNICATIONS (ICAECC), 2014,

← 1 2 3 4 5 →