Combinational divider in FPGA

被引：0

作者：

Kolouch, Jaromir ^{[1
]}

机构：

[1] Brno Univ Technol, Dept Radio Elect, Brno 61200, Czech Republic

来源：

2007 17TH INTERNATIONAL CONFERENCE RADIOELEKTRONIKA, VOLS 1 AND 2 | 2007年

关键词：

arithmetic functions; combinational logic; integer division; synthesis; FPGA; propagation delay;

D O I：

暂无

中图分类号：

TN [电子技术、通信技术];

学科分类号：

0809 ;

摘要：

The possibility of synthesis of combinational divider for unsigned integer numbers in FPGA devices is considered with respect to recent technology development. Three VHDL models are discussed, and corresponding synthesis and implementation results - resource consumption and propagation delay, together with the bit width limitation, are compared.

引用

页码：47 / 50

页数：4

共 50 条

[31] FPGA [J].

张更新 .

电信科学, 1996, (09) :62-62

[32] A Combinational Power Analysis Method against Cryptographic Hardware [J].

Guo Zheng ;

Gu Dawu ;

Lu Haining ;

Liu Junrong ;

Xu Sen ;

Bao Sigang ;

Gu Haihua .

CHINA COMMUNICATIONS, 2015, 12 (01) :99-107

[33] Memristive Combinational and Sequential Logic for In-memory Computing [J].

Huang, Xiaodi ;

Yang, Ling ;

Li, Yi ;

Miao, Xiangshui .

2021 5TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE (EDTM), 2021,

[34] An EDA Framework for Reliability Estimation and Optimization of Combinational Circuits [J].

Grandhi, Satish ;

Yang, Bo ;

Spagnol, Christian ;

Gupta, Samarth ;

Popovici, Emanuel .

JOURNAL OF LOW POWER ELECTRONICS, 2016, 12 (03) :242-258

[35] A Combinational Power Analysis Method against Cryptographic Hardware [J].

GUO Zheng ;

GU Dawu ;

LU Haining ;

LIU Junrong ;

XU Sen ;

BAO Sigang ;

GU Haihua .

China Communications, 2015, (01) :99-107

[36] Combinational Logic Optimization for Ultra-Constrained Applications [J].

Tay, Jia Jun ;

Wong, M. L. Dennis ;

Wong, Ming Ming ;

Zhang, Cishen ;

Hijazin, Ismat .

2018 6TH EDITION OF INTERNATIONAL CONFERENCE ON WIRELESS NETWORKS & EMBEDDED SYSTEMS (WECON), 2018, :27-30

[37] Designing of Hierarchical Structures for Binary Comparators on FPGA/SoC [J].

Salauyou, Valery ;

Gruszewski, Marek .

COMPUTER INFORMATION SYSTEMS AND INDUSTRIAL MANAGEMENT, 2015, 9339 :386-396

[38] Implementation and Analysis of Methods for Error Detection and Correction on FPGA [J].

Dug, M. ;

Krstic, M. ;

Jokic, D. .

IFAC PAPERSONLINE, 2018, 51 (06) :348-353

[39] Encoding of microoperations in FPGA-based Moore FSMs [J].

Barkalov, Alexander ;

Titarenko, Larysa ;

Mazurkiewicz, Malgorzata ;

Mielcarek, Kamil .

2019 8TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2019,

[40] Implementing a Petri net specification in a FPGA using VHDL [J].

Soto, E ;

Pereira, M .

DESDES '1: PROCEEDINGS OF THE INTERNATIONAL WORKSHOP ON DISCRETE-EVENT SYSTEM DESIGN, 2001, :19-24

← 1 2 3 4 5 →