Combinational divider in FPGA

被引：0
作者：
Kolouch, Jaromir [1 ]
机构：
[1] Brno Univ Technol, Dept Radio Elect, Brno 61200, Czech Republic
来源：
2007 17TH INTERNATIONAL CONFERENCE RADIOELEKTRONIKA, VOLS 1 AND 2 | 2007年
关键词：
arithmetic functions; combinational logic; integer division; synthesis; FPGA; propagation delay;
D O I：
暂无
中图分类号：
TN [电子技术、通信技术];
学科分类号：
0809 ;
摘要：
The possibility of synthesis of combinational divider for unsigned integer numbers in FPGA devices is considered with respect to recent technology development. Three VHDL models are discussed, and corresponding synthesis and implementation results - resource consumption and propagation delay, together with the bit width limitation, are compared.
引用
收藏
页码：47 / 50
页数：4
相关论文
共 50 条
  • [21] Sampling from Discrete Distributions in Combinational Hardware with Application to Post-Quantum Cryptography
    Lyons, Michael X.
    Gaj, Kris
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 610 - 613
  • [22] SubByte for the AES Using Combinational Logic
    Zhu, Minling
    Wang, Xi
    Rao, Jinghong
    He, Ai
    2011 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL (ICECC), 2011, : 1064 - 1067
  • [23] On Deducing the Clique Potential of Nanoscale Combinational Circuits
    Balasubramanian, P.
    Prasad, K.
    CURRENT NANOSCIENCE, 2013, 9 (04) : 514 - 520
  • [24] The Realization of the Negative Logarithmic Function Based On FPGA
    Ruan Wei-hua
    2011 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND CONTROL (ICECC), 2011, : 565 - 568
  • [25] Optimization of FPGA-based Moore FSM
    Barkalov, Aleksander
    Titarenko, Larysa
    Chmielewski, Slawomir
    INTERNATIONAL CONFERENCE OF COMPUTATIONAL METHODS IN SCIENCES AND ENGINEERING 2014 (ICCMSE 2014), 2014, 1618 : 134 - 137
  • [26] METHODOLOGY OF RESEARCH OF FSM OPTIMIZATION METHODS FOR FPGA
    Grytsenko, A. A.
    Zelenyova, I. Y.
    Siroshtan, S. Y.
    Tatolov, E. R.
    RADIO ELECTRONICS COMPUTER SCIENCE CONTROL, 2012, 2 : 141 - 146
  • [27] Implementation of a phase lead controller on an FPGA target
    Parede, Jean-Yves
    Guerin, Francois
    Gorka, Marc
    2006 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-7, 2006, : 205 - +
  • [28] FPGA
    张更新
    电信科学, 1996, (09) : 62 - 62
  • [29] Multiplexer restructuring for FPGA implementation cost reduction
    Metzgen, P
    Nancekievill, D
    42nd Design Automation Conference, Proceedings 2005, 2005, : 421 - 426
  • [30] FPGA realization of Inverse Discrete Wavelet Transform
    Bhuyan, M. S.
    Madesa, Md. Azrul Hasni
    Othman, Masuri
    Islam, Shabiul
    IEICE ELECTRONICS EXPRESS, 2009, 6 (06): : 277 - 282
12345