Combinational divider in FPGA

被引：0

作者：

Kolouch, Jaromir ^{[1
]}

机构：

[1] Brno Univ Technol, Dept Radio Elect, Brno 61200, Czech Republic

来源：

2007 17TH INTERNATIONAL CONFERENCE RADIOELEKTRONIKA, VOLS 1 AND 2 | 2007年

关键词：

arithmetic functions; combinational logic; integer division; synthesis; FPGA; propagation delay;

D O I：

暂无

中图分类号：

TN [电子技术、通信技术];

学科分类号：

0809 ;

摘要：

The possibility of synthesis of combinational divider for unsigned integer numbers in FPGA devices is considered with respect to recent technology development. Three VHDL models are discussed, and corresponding synthesis and implementation results - resource consumption and propagation delay, together with the bit width limitation, are compared.

引用

页码：47 / 50

页数：4

共 50 条

[1] VHDL Procedure for Combinational Divider
Fedra, Zbynek
Kolouch, Jaromir
2011 34TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP), 2011, : 469 - 471
[2] Design of frequency divider based on FPGA
Hu Yi
Wang Xia
Fei Yetai
THIRD INTERNATIONAL SYMPOSIUM ON PRECISION MECHANICAL MEASUREMENTS, PTS 1 AND 2, 2006, 6280
[3] Speeding up combinational synthesis in an FPGA cluster
Pedraza, Cesar
Castillo, Javier
Ignacio Martinez, Jose
Huerta, Pablo
Luis Bosque, Jose
Cano, Javier
PARALLEL COMPUTING: FROM MULTICORES AND GPU'S TO PETASCALE, 2010, 19 : 600 - 607
[4] Stuck at Fault Testing in Combinational Circuits Using FPGA
Gupta, I.
PROCEEDINGS OF EMERGING TRENDS AND TECHNOLOGIES ON INTELLIGENT SYSTEMS (ETTIS 2021), 2022, 1371 : 275 - 284
[5] Design of Combinational Logic Training System Using FPGA
Sothong, Sujittra
Chayratsami, Pornpimon
2010 IEEE FRONTIERS IN EDUCATION CONFERENCE (FIE), 2010,
[6] Using MOEA to Evolve a Combinational Circuit on a FPGA Chip
Piao, Changhao
Wang, Jin
Luo, Zhiyong
2008 7TH WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION, VOLS 1-23, 2008, : 6267 - +
[7] Realization on Decimal Frequency Divider Based on FPGA and Quartus II
Hu XiaoPing
Lin YunFeng
INFORMATION AND MANAGEMENT ENGINEERING, PT VI, 2011, 236 : 350 - 356
[8] A Fast Simulator in FPGA for LUT-Based Combinational Logic Circuits of Arbitrary Topology for Evolutionary Algorithms
Cabrita, Daniel Mealha
Erig Lima, Carlos Raimundo
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (02)
[9] An Efficient Implementation of a Fully Combinational Pipelined S-Box on FPGA
Mohamed, Mayada E.
Babiker, Sharief F.
2016 CONFERENCE OF BASIC SCIENCES AND ENGINEERING STUDIES (SCGAC), 2016, : 57 - 63
[10] A NOVEL DESIGN OF DIVIDER AND STRUCTURE FOR FPGA IMPLEMENTATION IN P CODE GENERATOR
Zhong Yi
Zheng Huaxia
Wang Jun
Gong Wenfei
Li Jiaqi
Gao Wei
Gui Xiaoyan
2014 12TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING (ICSP), 2014, : 429 - 433

← 1 2 3 4 5 →