IP and design reuse

被引：2
|
作者：
Rosenstiel, W [1 ]
机构：
[1] Univ Tubingen, Wilhelm Schickard Inst Informat Arbeitsbereich Te, D-72076 Tubingen, Germany
来源：
INTEGRATION-THE VLSI JOURNAL | 2004年 / 37卷 / 04期
关键词：
D O I：
10.1016/j.vlsi.2004.03.004
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：191 / 192
页数：2
相关论文
共 50 条
  • [21] Build an IP design-reuse infrastructure with Web-based tools, services
    Tuck, B
    COMPUTER DESIGN, 1998, 37 (07): : 98 - 99
  • [22] IP reuse in the system on a chip era
    Savage, W
    Chilton, J
    Camposano, R
    13TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, PROCEEDINGS, 2000, : 2 - 7
  • [23] SIMPPL: an adaptable SoC framework using a programmable controller IP interface to facilitate design reuse
    Shannon, Lesley
    Chow, Paul
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (04) : 377 - 390
  • [24] Pulse-Width-Modulating Biosignal ADC for Rapid ASIC Design and IP Core Reuse
    Rieger, Robert
    Ou, Shi-Hao
    IEEE DESIGN & TEST, 2016, 33 (04) : 49 - 60
  • [25] OwL: An interface description language for IP reuse
    Suzuki, K
    Ara, K
    Yano, M
    PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 403 - 406
  • [26] DESIGN REUSE
    DUTT, N
    AGNEW, D
    CAMPOSANO, R
    DOMIC, A
    WEISEL, M
    YASUURA, H
    IEEE DESIGN & TEST OF COMPUTERS, 1994, 11 (04): : 70 - 77
  • [27] FlexBench:: Reuse of verification IP to increase productivity
    Stöhr, B
    Simmons, M
    Geishauser, J
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 1131 - 1131
  • [28] Supporting electronic design reuse by integrating quality-criteria into CBR-based IP selection
    Schaaf, M
    Maximini, R
    Bergmann, R
    Tautz, C
    Traphöner, R
    ADVANCES IN CASE-BASED REASONING, 2002, 2416 : 628 - 641
  • [29] A Component Selection Methodology for IP Reuse in the Design of Power-Aware SoCs Based on Requirements Similarity
    Trummer, Christoph
    Kirchsteiger, Christoph M.
    Steger, Christian
    Weiss, Reinhold
    Schuhai, Andreas
    Pistauer, Markus
    Dalton, Damian
    2009 IEEE INTERNATIONAL SYSTEMS CONFERENCE, PROCEEDINGS, 2009, : 133 - +
  • [30] Architecture, Chip, and Package Co-design Flow for 2.5D IC Design Enabling Heterogeneous IP Reuse
    Kim, Jinwoo
    Murali, Gauthaman
    Park, Heechun
    Qin, Eric
    Kwon, Hyoukjun
    Chekuri, Venkata Chaitanya Krishna
    Dasari, Nihar
    Singh, Arvind
    Lee, Minah
    Torun, Hakki Mert
    Roy, Kallol
    Swaminathan, Madhavan
    Mukhopadhyay, Saibal
    Krishna, Tushar
    Lim, Sung Kyu
    PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
12345