Multiple-Valued Signaling for High-Speed Serial Links Using Tomlinson-Harashima Precoding

被引:10
作者
Yuminaka, Yasushi [1 ]
Iijima, Yosuke [2 ]
机构
[1] Gunma Univ, Grad Sch Sci & Technol, Div Elect & Informat, Kiryu, Gunma 3768515, Japan
[2] Oyama Coll, Natl Inst Technol, Dept Innovat Elect & Elect Engn, Oyama 3230806, Japan
关键词
High-speed interface; intersymbol interference (ISI); multiple-valued signaling; serial links; Tomlinson-Harashima precoding (THP);
D O I
10.1109/JETCAS.2016.2528738
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The data rate of VLSI interconnections has been increasing following the demand for the high-speed operation of semiconductors, such as in CPUs. At high-speed data rates, achieving accurate communication without bit errors is difficult because of intersymbol interference (ISI). This paper presents high-speed data communication techniques for VLSI systems using Tomlinson-Harashima precoding (THP). Because THP can eliminate ISI by limiting the average and peak power of the transmitter signal, it is suitable for implementing advanced low-voltage VLSI systems. In this study, a 4-PAM (Pulse amplitude modulation) signal with THP was employed to achieve high-speed data communication in VLSI systems. Simulation and measurement results show that THP can remove the ISI without increasing the peak and average power of a transmitter signal. Furthermore, we clarify that multiple-valued signaling using THP is effective in reducing implementation costs to realize high-speed serial links.
引用
收藏
页码:25 / 33
页数:9
相关论文
共 12 条
[1]  
[Anonymous], 1991, TRANSMISSION LINE DE
[2]  
Barry J.R., 2003, DIGITAL COMMUNICATIO
[3]   Generalized Pipelined Tomlinson-Harashima Precoder Design Methodology With Build-In Arbitrary Speed-Up Factors [J].
Chen, Yen-Liang ;
Wu, An-Yeu .
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2010, 58 (04) :2375-2382
[4]   MATCHED-TRANSMISSION TECHNIQUE FOR CHANNELS WITH INTERSYMBOL INTERFERENCE [J].
HARASHIMA, H ;
MIYAKAWA, H .
IEEE TRANSACTIONS ON COMMUNICATIONS, 1972, CO20 (04) :774-+
[5]  
Iijima Y., 2013, 22 INT WORKSH POSTB, P7
[6]  
IIJIMA Y, 2014, IEICE T INF SYST, V97, P2296, DOI DOI 10.1587/TRANSINF.2013LOP0021
[7]   Evaluation of high-speed interfaces for VLSI systems using Tomlinson-Harashima precoding [J].
Iijima, Yosuke ;
Yuminaka, Yasushi .
2014 IEEE 44TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2014), 2014, :138-143
[8]   High-Speed Data Transmissions Using Tomlinson-Harashima Precoding [J].
Iijima, Yosuke ;
Yuminaka, Yasushi .
ADVANCED MICRO-DEVICE ENGINEERING IV, 2014, 596 :199-+
[9]   A 10 Gb/s 8-Tap 6b 2-PAM/4-PAM Tomlinson-Harashima Precoding Transmitter for Future Memory-Link Applications in 22-nm SOI CMOS [J].
Kossel, Marcel ;
Toifl, Thomas ;
Francese, Pier Andrea ;
Braendli, Matthias ;
Menolfi, Christian ;
Buchmann, Peter ;
Kull, Lukas ;
Andersen, Toke M. ;
Morf, Thomas .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (12) :3268-3284
[10]   NEW AUTOMATIC EQUALISER EMPLOYING MODULO ARITHMETIC [J].
TOMLINSON, M .
ELECTRONICS LETTERS, 1971, 7 (5-6) :138-+