A Nanoscale-Modified band energy junctionless transistor with considerable progress on the electrical and frequency issue

被引:39
作者
Anvarifard, Mohammad K. [1 ]
Ramezani, Zeinab [2 ]
Amiri, Iraj Sadegh [3 ,4 ]
Nejad, Alireza Mahdavi [5 ]
机构
[1] Univ Guilan, Fac Technol & Engn, Dept Engn Sci, Rudsar Vajargah, Iran
[2] Northeastern Univ, Dept Elect & Comp Engn, Boston, MA 02115 USA
[3] Ton Duc Thang Univ, Adv Inst Mat Sci, Computat Opt Res Grp, Ho Chi Minh City, Vietnam
[4] Ton Duc Thang Univ, Fac Appl Sci, Ho Chi Minh City, Vietnam
[5] Wentworth Inst Technol, Dept Interdisciplinary Engn, Boston, MA 02115 USA
关键词
Junction less SOI; Leakage current; Band energy; Electrical performance; PERFORMANCE SOI MESFET; HIGH-VOLTAGE; GATE;
D O I
10.1016/j.mssp.2019.104849
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
One of the serious prevalent weaknesses for silicon-on-insulator junctionless (CSOI-JLT) devices is high leakage current resulting in the limitation of it in nanoscale circuits. To solve this main concern, an efficient technique relying on the modification of band energy profile has been suggested. To reach this important achievement, a special part of the buried oxide (BOX) is replaced by the silicon material (Si) which is the same as the substrate in terms of type and doping concentration. Dividing the BOX redistributes the band energy and makes the channel region (Ch/R) near the source narrower which is desirable in the off-state situation. The considerable reduction of the leakage current and increase in the current gain (I-on/I-off) is exhibited in the proposed structure. The modification of band energy for the suggested junctionless is announced as an initial start for improvement of the electrical performance in terms of leakage current, subthreshold swing (SS), global lattice temperature (GLT), electron velocity, output conductance, unilateral power gain, cut-off frequency, maximum oscillation frequency, total gate capacitance and minimum noise figure as compared to the common junctionless (CSOI-JLT).
引用
收藏
页数:10
相关论文
共 30 条
[1]  
Abdi Dawit Burusie, 2014, IEEE ELECT DEVICE LE, V35
[2]   G4-FET modeling for circuit simulation by adaptive neuro-fuzzy training systems [J].
Aghababa, Hossein ;
Ebrahimi, Behzad ;
Saremi, Mehdi ;
Moalemi, Vahid ;
Forouzandeh, Behjat .
IEICE ELECTRONICS EXPRESS, 2012, 9 (10) :881-887
[3]   High-Voltage and RF Performance of SOI MESFET Using Controlled Electric Field Distribution [J].
Aminbeidokhti, Amirhossein ;
Orouji, Ali A. ;
Rahimian, Morteza .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (10) :2842-2845
[4]   Stopping electric field extension in a modified nanostructure based on SOI technology - A comprehensive numerical study [J].
Anvarifard, Mohammad K. ;
Orouji, Ali A. .
SUPERLATTICES AND MICROSTRUCTURES, 2017, 111 :206-220
[5]   A novel nanoscale SOI MOSFET with Si embedded layer as an effective heat sink [J].
Anvarifard, Mohammad K. ;
Orouji, Ali A. .
INTERNATIONAL JOURNAL OF ELECTRONICS, 2015, 102 (08) :1394-1406
[6]   Successfully Controlled Potential Distribution in a Novel High-Voltage and High-Frequency SOI MESFET [J].
Anvarifard, Mohammad Kazem .
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2016, 16 (04) :631-637
[7]   SILICON-ON-INSULATOR DEVICES FOR HIGH-VOLTAGE AND POWER IC APPLICATIONS [J].
ARNOLD, E .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1994, 141 (07) :1983-1988
[8]   A Dual-Material Gate Junctionless Transistor With High-k Spacer for Enhanced Analog Performance [J].
Baruah, Ratul K. ;
Paily, Roy P. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (01) :123-128
[9]  
Colinge J.-P., 2004, SILICON ON INSULATOR, VThird
[10]  
Colinge JP, 2010, NAT NANOTECHNOL, V5, P225, DOI [10.1038/NNANO.2010.15, 10.1038/nnano.2010.15]