CUGR: Detailed-Routability-Driven 3D Global Routing with Probabilistic Resource Model

被引:51
作者
Liu, Jinwei [1 ]
Pui, Chak-Wa [1 ]
Wang, Fangzhou [1 ]
Young, Evangeline F. Y. [1 ]
机构
[1] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Hong Kong, Peoples R China
来源
PROCEEDINGS OF THE 2020 57TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC) | 2020年
关键词
D O I
10.1109/dac18072.2020.9218646
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Many competitive global routers adopt the technique of compressing the 3D routing space into 2D in order to handle today's massive circuit scales. It has been shown as an effective way to shorten the routing time, however, quality will inevitably be sacrificed to different extents. In this paper, we propose two routing techniques that directly operate on the 3D routing space and can maximally utilize the 3D structure of a grid graph. The first technique is called 3D pattern routing, by which we combine pattern routing and layer assignment, and we are able to produce optimal solutions with respect to the patterns under consideration in terms of a cost function in wire length and routability. The second technique is called multi-level 3D maze routing. Two levels of maze routing with different cost functions and objectives are designed to maximize the routability and to search for the minimum cost path efficiently. Besides, we also designed a cost function that is sensitive to resources changes and a post-processing technique called patching that gives the detailed router more flexibility in escaping congested regions. Finally, the experimental results show that our global router outperforms all the contestants in the ICCAD'19 global routing contest.
引用
收藏
页数:6
相关论文
共 16 条
  • [1] Aljumaily M, 2019, INTERNATIONAL CONFERENCE OF INFORMATION AND COMMUNICATION TECHNOLOGY (ICICT 2019), P1, DOI [10.1145/3321289.3321290, 10.1109/iccad45719.2019.8942074]
  • [2] Detailed Routing by Sparse Grid Graph and Minimum-Area-Captured Path Search
    Chen, Gengjie
    Pui, Chak-Wa
    Li, Haocheng
    Chen, Jingsong
    Jiang, Bentian
    Young, Evangeline F. Y.
    [J]. 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), 2019, : 754 - 760
  • [3] Chen HY, 2009, ASIA S PACIF DES AUT, P582, DOI 10.1109/ASPDAC.2009.4796543
  • [4] Fast Algorithms for Semantic Association Search and Pattern Mining
    Cheng, Gong
    Liu, Daxin
    Qu, Yuzhong
    [J]. IEEE TRANSACTIONS ON KNOWLEDGE AND DATA ENGINEERING, 2021, 33 (04) : 1490 - 1502
  • [5] FLUTE: Fast lookup table based rectilinear Steiner minimal tree algorithm for VLSI design
    Chu, Chris
    Wong, Yiu-Chung
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (01) : 70 - 83
  • [6] Dolgov S., 2019, 2019 CAD CONTEST LEF
  • [7] Rsyn - An Extensible Physical Synthesis Framework
    Flach, Guilherme
    Fogaca, Mateus
    Monteiro, Jucemar
    Johann, Marcelo
    Reis, Ricardo
    [J]. ISPD'17: PROCEEDINGS OF THE 2017 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2017, : 33 - 40
  • [8] Congestion-constrained layer assignment for via minimization in global routing
    Lee, Tsung-Hsien
    Wang, Ting-Chi
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (09) : 1643 - 1656
  • [9] NCTU-GR 2.0: Multithreaded Collision-Aware Global Routing with Bounded-Length Maze Routing
    Liu, Wen-Hao
    Kao, Wei-Chun
    Li, Yih-Lang
    Chao, Kai-Yuan
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (05) : 709 - 722
  • [10] Pan M, 2006, IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, P632