A novel low-power bus design for bus-invert coding

被引：5
|
作者：
Yoon, Myungchul [1 ]
Roh, Byeong-Hee
机构：
[1] Dankook Univ, Dept Elect Engn, Cheonan 330714, Choong Nam, South Korea
[2] Ajou Univ, Grad Sch Informat & Commun, Suwon 443749, Kyeonggi, South Korea
来源：
IEICE TRANSACTIONS ON ELECTRONICS | 2007年 / E90C卷 / 04期
关键词：
NIL-BIC; flip-driver; low-power bus scheme; bus-invert coding;
D O I：
10.1093/ietele/e90-c.4.731
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This letter presents a novel implementation for Bus-Invert Coding called No Invert-Line Bus-Invert Coding (NIL-BIC) architecture. It not only removes the invert-lines used in previous BIC implementations, but sends the coding information without additional bus-transitions. NIL-BIC can save about 50% more bus-power than the implementations using invert-line.
引用
收藏
页码：731 / 734
页数：4
相关论文
共 50 条
  • [31] Segmented bus design for low-power systems
    Chen, JY
    Jone, WB
    Wang, JS
    Lu, HI
    Chen, TF
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1999, 7 (01) : 25 - 29
  • [32] Pipelined bus-invert coding for FPGAs driving high-speed DDR-channels
    Knittel, G.
    PROCEEDINGS OF THE FIFTH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, 2008, : 1131 - 1136
  • [33] Efficient integrated bus coding scheme for low-power I/O
    Supon, Tareq Muhammad
    Basith, Iftekhar Ibne
    Abdel-Raheem, Esam
    Rashidzadeh, Rashid
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2017, 82 : 30 - 36
  • [34] Improved Bus-Shift Coding for Low-Power I/O
    Alamgir, Mohammed
    Basith, Iftekhar Ibne
    Supon, Tareq
    Rashidzadeh, Rashid
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2940 - 2943
  • [35] An efficient low-power bus architecture
    Rjoub, A
    Nikolaidis, S
    Koufopavlou, O
    Stouraitis, T
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1864 - 1867
  • [36] A novel deep submicron low power bus coding technique
    Sainarayanan, KS
    Ravindra, JVR
    Srinivas, MB
    Proceedings of the Third IASTED International Conference on Circuits, Signals, and Systems, 2005, : 154 - 159
  • [37] Design theory and implementation for low-power segmented bus systems
    Jone, WB
    Wang, JS
    Lu, HI
    Hsu, IP
    Chen, JY
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2003, 8 (01) : 38 - 54
  • [38] A novel low power bus coding technique for nanometer technology
    Zhao, Xin
    Tian, Xi
    Yan, ShaoShi
    Guan, Yongfeng
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1066 - 1069
  • [39] Additional knowledge of bus invert coding schemes
    Lindkvist, T
    FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2005, : 301 - 303
  • [40] Designing Efficient Codecs for Bus-Invert Berger Code for Fully Asymmetric Communication
    Piestrak, Stanislaw J.
    Pillement, Sebastien
    Sentieys, Olivier
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (10) : 777 - 781
12345