Incorporating Quantum Effects in Ultralow Power (ULP) Subthreshold Logic Design With Junctionless Nanowire Transistor

被引：3
作者：
Rai, Nivedita [1 ]
Ahuja, Khushboo [1 ]
Semwal, Sandeep [1 ]
Kranti, Abhinav [1 ]
机构：
[1] Indian Inst Technol Indore, Dept Elect Engn, Low Power Nanoelect Res Grp, Indore 453552, Madhya Pradesh, India
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 2022年 / 69卷 / 07期
关键词：
Logic gates; Electric potential; Doping; Transistors; Semiconductor process modeling; Silicon; Logic design; Cylindrical; circuit; junctionless; logic; model; nanowire; quantum; subthreshold; transistor; THRESHOLD VOLTAGE; COMPACT MODEL; GATE; MOSFETS;
D O I：
10.1109/TED.2022.3172045
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This article proposes a ultralow-power (ULP) subthreshold model for short-channel nanowire underlap junctionless transistor (JLT-U) incorporating quantum confinement effect. Considering JLT-U as a confined quantum harmonic oscillator, consistent values of subband energies are obtained for wide ranges of nanowire diameter and channel doping. The subband energy, electron line density, drain current, and threshold voltage of JLT-U are determined and validated with TCAD simulations. DC figures of merit (voltage swing, switching threshold, voltage gain, and noise margin) of ULP subthreshold inverter are investigated using a simplified circuit model. The approach presented in this article is of utmost benefit for device/circuit designers aiming for ULP subthreshold logic technology.
引用
收藏
页码：3983 / 3989
页数：7
相关论文
共 27 条
  • [21] A New Device-Parameter-Oriented DC Power Model for Symmetric Operation of Junctionless Double-Gate MOSFET Working on Low-Power CMOS Subthreshold Logic Gates
    Gao, Hong-Wun
    Wang, Yeong-Her
    Chiang, Te-Kuang
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2018, 17 (03) : 424 - 431
  • [22] Performance optimization of nanoscale junctionless transistors through varying device design parameters for ultra-low power logic applications
    Roy, Debapriya
    Biswas, Abhijit
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 97 : 140 - 154
  • [23] Compact modeling of 3D vertical junctionless gate-all-around silicon nanowire transistors towards 3D logic design
    Mukherjee, Chhandak
    Poittevin, Arnaud
    O'Connor, Ian
    Larrieu, Guilhem
    Maneux, Cristell
    SOLID-STATE ELECTRONICS, 2021, 183
  • [24] Design and analysis of ultralow-power all-optical EX-OR and OR logic operations with chiral Mach-Zehnder interferometer
    Roy, Jitendra Nath
    Changder, Arindam
    Mukherjee, Kousik
    JOURNAL OF OPTICS-INDIA, 2024,
  • [25] Design of FinFET-based Energy Efficient Pass-Transistor Adiabatic Logic for ultra-low power applications
    Bhuvana, B. P.
    Bhaaskaran, V. S. Kanchana
    MICROELECTRONICS JOURNAL, 2019, 92
  • [26] Self-Consistent Determination of Threshold Voltage of In-rich Gate-All-Around InxGa1-xAs Nanowire Transistor Incorporating Quantum Mechanical Effect
    Zaman, Rifat
    Khan, Saeed Uz Zaman
    Hossain, Md. Shafayat
    Rahman, Fahim Ur
    Hossen, Md. Obaidul
    Khosru, Quazi D. M.
    2012 7TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (ICECE), 2012,
  • [27] 3D Self-Consistent Quantum Transport Simulation for GaAs Gate-All-Around Nanowire Field-Effect Transistor with Elastic and Inelastic Scattering Effects
    Hsiao, Han-Wei
    Wu, Yuh-Renn
    PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 2019, 216 (01):
123