Comparing an FPGA to a Cell for an Image Processing Application

被引:13
作者
Rakvic, Ryan N. [1 ]
Ngo, Hau [1 ]
Broussard, Randy P. [2 ]
Ives, Robert W. [1 ]
机构
[1] USN Acad, Dept Elect & Comp Engn, Annapolis, MD 21402 USA
[2] USN Acad, Dept Syst Engn, Annapolis, MD 21402 USA
关键词
Field Programmable Gate Array; Iris Recognition; Cell Processor; Assembly Instruction; VHDL Code;
D O I
10.1155/2010/764838
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Modern advancements in configurable hardware, most notably Field-Programmable Gate Arrays (FPGAs), have provided an exciting opportunity to discover the parallel nature of modern image processing algorithms. On the other hand, PlayStation3 (PS3) game consoles contain a multicore heterogeneous processor known as the Cell, which is designed to perform complex image processing algorithms at a high performance. In this research project, our aim is to study the differences in performance of a modern image processing algorithm on these two hardware platforms. In particular, Iris Recognition Systems have recently become an attractive identification method because of their extremely high accuracy. Iris matching, a repeatedly executed portion of a modern iris recognition algorithm, is parallelized on an FPGA system and a Cell processor. We demonstrate a 2.5 times speedup of the parallelized algorithm on the FPGA system when compared to a Cell processor-based version.
引用
收藏
页数:7
相关论文
共 50 条
  • [31] FPGA Implementation of Non-Subsampled Shearlet Transform for Image Fusion
    Bhaskar, P. C.
    Munde, V. R.
    2017 INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION, CONTROL AND AUTOMATION (ICCUBEA), 2017,
  • [32] Application and Performance of FPGA using Partial Reconfiguration with Xilinx PlanAhead
    Nanda, Ipseeta
    Adhikari, Nibedita
    2017 IEEE TRANSPORTATION ELECTRIFICATION CONFERENCE (ITEC-INDIA), 2017,
  • [33] Boolean matching of wide functions and its application to resynthesis of FPGA
    Zhang, F. (zhangfeng08@yeah.net), 2013, South China University of Technology (41): : 34 - 42
  • [34] Using satisfiability in application-dependent testing of FPGA interconnects
    Tahoori, MB
    40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 678 - 681
  • [35] One instruction set computers for image processing
    Laplante, P
    Gilreath, W
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2004, 38 (01): : 45 - 61
  • [36] One Instruction Set Computers for Image Processing
    Phillip Laplante
    William Gilreath
    Journal of VLSI signal processing systems for signal, image and video technology, 2004, 38 : 45 - 61
  • [37] Development of a Signal Processing Software for Scintillation Detectors and Implementation on an FPGA for Fast Sensing
    Wellons, Benjamin
    Kumaran, Rishya Sankar
    Lee, Sanghun
    Prasad, Shikha
    NUCLEAR TECHNOLOGY, 2023, 209 (01) : 69 - 81
  • [38] FPGA and ASIC realisation of EMD algorithm for real-time signal processing
    Das, Kaushik
    Nath, Debanjali
    Pradhan, Sambhu Nath
    IET CIRCUITS DEVICES & SYSTEMS, 2020, 14 (06) : 741 - 749
  • [39] Signal processing at 250 MHz using high-performance FPGA's
    Von Herzen, B
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (02) : 238 - 246
  • [40] FPGA-based methodology for depth-of-field extension in a single image
    Lopez-Ramirez, M.
    Ledesma-Carrillo, L. M.
    Cabal-Yepez, E.
    Botella, G.
    Rodriguez-Donate, C.
    Ledesma, Sergio
    DIGITAL SIGNAL PROCESSING, 2017, 70 : 14 - 23