Comparing an FPGA to a Cell for an Image Processing Application

被引:13
作者
Rakvic, Ryan N. [1 ]
Ngo, Hau [1 ]
Broussard, Randy P. [2 ]
Ives, Robert W. [1 ]
机构
[1] USN Acad, Dept Elect & Comp Engn, Annapolis, MD 21402 USA
[2] USN Acad, Dept Syst Engn, Annapolis, MD 21402 USA
关键词
Field Programmable Gate Array; Iris Recognition; Cell Processor; Assembly Instruction; VHDL Code;
D O I
10.1155/2010/764838
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Modern advancements in configurable hardware, most notably Field-Programmable Gate Arrays (FPGAs), have provided an exciting opportunity to discover the parallel nature of modern image processing algorithms. On the other hand, PlayStation3 (PS3) game consoles contain a multicore heterogeneous processor known as the Cell, which is designed to perform complex image processing algorithms at a high performance. In this research project, our aim is to study the differences in performance of a modern image processing algorithm on these two hardware platforms. In particular, Iris Recognition Systems have recently become an attractive identification method because of their extremely high accuracy. Iris matching, a repeatedly executed portion of a modern iris recognition algorithm, is parallelized on an FPGA system and a Cell processor. We demonstrate a 2.5 times speedup of the parallelized algorithm on the FPGA system when compared to a Cell processor-based version.
引用
收藏
页数:7
相关论文
共 50 条
  • [21] On FPGA implementation in medical secret image sharing with data hiding
    Bhattacharjee, Tapasi
    Maity, Hirak K.
    Maity, Santi P.
    MULTIMEDIA TOOLS AND APPLICATIONS, 2022, 81 (13) : 18755 - 18781
  • [22] FPGA Accelerated Bi-Cubic Convolution for Image Interpolation
    Choudhary, Ankit
    Kodavati, S. K. Vaibhav
    Mythili, B.
    Anjaneyulu, R. V. G.
    Sarma, M. Manju
    2023 IEEE 30TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, DATA, AND ANALYTICS, HIPC 2023, 2023, : 189 - 193
  • [23] Hardware Architecture for Advanced Image Processing
    Grabowski, Kamil
    Napieralski, Andrzej
    2010 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD (NSS/MIC), 2010, : 3626 - 3633
  • [24] A FPGA-based Signal Processing Unit for a GEM Array Detector
    Yen, W. W.
    Chou, H. P.
    2013 3RD INTERNATIONAL CONFERENCE ON ADVANCEMENTS IN NUCLEAR INSTRUMENTATION, MEASUREMENT METHODS AND THEIR APPLICATIONS (ANIMMA), 2013,
  • [25] AIS/GMSK receiver on FPGA platform for satellite application
    Hicks, JE
    Clark, JS
    Stocker, J
    Mitchell, GS
    Wyckoff, P
    DIGITAL WIRELESS COMMUNICATIONS VII AND SPACE COMMUNICATION TECHNOLOGIES, 2005, 5819 : 403 - 414
  • [26] Design of a Multiple Pseudorandom Number Generator Combined Chaotic System With RNS and Its Application to Secure Image Processing
    Liu, Chien-Chun
    Chen, Chih-Chiang
    Yan, Jun-Juh
    Liao, Teh-Lu
    IEEE ACCESS, 2024, 12 : 155246 - 155258
  • [27] Lightweight and Real-Time Infrared Image Processor Based on FPGA
    Wang, Xiaoqing
    He, Xiang
    Zhu, Xiangyu
    Zheng, Fu
    Zhang, Jingqi
    SENSORS, 2024, 24 (04)
  • [28] FPGA Based Compact and Efficient Full Image Buffering for Neighborhood Operations
    Kazmi, Majida
    Aziz, Arshad
    Akhtar, Pervez
    Kundi, Dur-e-Shahwar
    ADVANCES IN ELECTRICAL AND COMPUTER ENGINEERING, 2015, 15 (01) : 95 - 104
  • [29] Physical education image analysis based on virtual crowd simulation and FPGA
    Leilei, Wang
    Huina, Cheng
    MICROPROCESSORS AND MICROSYSTEMS, 2020, 79
  • [30] An FPGA Oprimization of a Multiple Resolution Architecture for LDR to HDR Image Conversion
    Cappetta, Carmine
    Licciardo, Gian Domenico
    Di Benedetto, Luigi
    2017 INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS (ISSCS), 2017,