Impact of underlap and mole-fraction on RF performance of strained-Si/Si1-xGex/strained-Si DG MOSFETs

被引:6
|
作者
Dutta, Arka [1 ]
Koley, Kalyan [1 ]
Sarkar, Chandan K. [1 ]
机构
[1] Jadavpur Univ, Nano Device Simulat Lab, Dept Elect & Telecommun Engn, Kolkata 700032, India
关键词
Under lap DG-nMOSFET; RF performance; Strained silicon; Non quasi static effect; STRAINED SI; DOUBLE-GATE; CAPACITANCE; MOBILITY; DEVICES; MODEL;
D O I
10.1016/j.spmi.2014.09.008
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
In this paper, a systematic RF performance analysis of double-gate strained silicon (DGSS) nMOSFETs is presented. The analysis is focused upon impact of Germanium mole-fraction variation on RF performance of underlap engineered DGSS nMOSFET. The RF performance of the device is analysed as a function of intrinsic RF figure of merits (FOMs) including non-quasi static effects (NQS). The RF FOMs are represented by the intrinsic gate to source/drain capacitance (C-gs and C-gd) and resistance (R-gs and R-gd), the transport delay (tau(m)), the intrinsic inductance (L-sd), the cut-off frequency (f(T)), and the maximum oscillation frequency (f(MAX)). The results of the study suggested a significant improvement in the device performance, up to 40% increase in Germanium mole fraction (chi). (C) 2014 Elsevier Ltd. All rights reserved.
引用
收藏
页码:634 / 646
页数:13
相关论文
共 50 条
  • [21] A Monte Carlo study on the electron-transport properties of high-performance strained-Si on relaxed Si1-xGex channel MOSFETs
    Roldan, JB
    Gamiz, F
    LopezVillanueva, JA
    Carceller, JE
    JOURNAL OF APPLIED PHYSICS, 1996, 80 (09) : 5121 - 5128
  • [22] Mechanically strained strained-Si NMOSFETs
    Maikap, S
    Yu, CY
    Jan, SR
    Lee, MH
    Liu, CW
    IEEE ELECTRON DEVICE LETTERS, 2004, 25 (01) : 40 - 42
  • [23] Asymmetric strain in nanoscale patterned strained-Si/strained-Ge/strained-Si heterostructures on insulator
    Hashemi, Pouya
    Gomez, Leonardo
    Hoyt, Judy L.
    Robertson, Michael D.
    Canonico, Michael
    APPLIED PHYSICS LETTERS, 2007, 91 (08)
  • [24] Hole transport in UTB MOSFETs in strained-Si directly on insulator with strained-Si thickness less than 5 nm
    Aberg, I
    Hoyt, JL
    IEEE ELECTRON DEVICE LETTERS, 2005, 26 (09) : 661 - 663
  • [25] Fabrication and operation of sub-50nm strained-Si on Si1-xGex on insulator (SGOI) CMOSFETs
    Sadaka, M
    Thean, AVY
    Barr, A
    Tekleab, D
    Kalpat, S
    White, T
    Nguyen, T
    Mora, R
    Beckage, P
    Jawarani, D
    Zollner, S
    Kottke, M
    Liu, R
    Canonico, M
    Xie, QH
    Wang, XD
    Parsons, S
    Eades, D
    Zavala, M
    Nguyen, BY
    Mazure, C
    Mogab, J
    2004 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2004, : 209 - 211
  • [26] HfO2 for strained-Si and strained-SiGe MOSFETs
    Yousif, MYA
    Johansson, M
    Lundgren, P
    Bengtsson, S
    Sundqvist, J
    Hårsta, A
    Radamson, HH
    ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, : 255 - 258
  • [27] Strained-Si market booms
    不详
    MICRO, 2005, 23 (08): : 28 - 28
  • [28] Electron effective mobility in strained-Si/Si1-xGex MOS devices using Monte Carlo simulation
    Aubry-Fortuna, V
    Dollfus, P
    Galdin-Retailleau, S
    SOLID-STATE ELECTRONICS, 2005, 49 (08) : 1320 - 1329
  • [29] Strained-Si channel heterojunction p-MOSFETS
    Armstrong, GA
    Maiti, CK
    SOLID-STATE ELECTRONICS, 1998, 42 (04) : 487 - 498
  • [30] Impact of strained-Si thickness and Ge out-diffusion on gate oxide quality for strained-Si surface channel n-MOSFETs
    Dalapati, GK
    Chattopadhyay, S
    Kwa, KSK
    Olsen, SH
    Tsang, YL
    Agaiby, R
    O'Neill, AG
    Dobrosz, P
    Bull, SJ
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (05) : 1142 - 1152