Ultra-thin decoupled plasma nitridation (DPN) oxynitride gate dielectric for 80-nm advanced technology

被引:36
|
作者
Tseng, HH [1 ]
Jeon, Y
Abramowitz, P
Luo, TY
Hebert, L
Lee, JJ
Jiang, J
Tobin, PJ
Yeap, GCF
Moosa, M
Alvis, J
Anderson, SGH
Cave, N
Chua, TC
Hegedus, A
Miner, G
Jeon, J
Sultan, A
机构
[1] Motorola Inc, Adv Prod Res & Dev Lab, DigitalDNA Labs, Austin, TX 78721 USA
[2] AMAT, Santa Clara, CA 95054 USA
[3] Adv Micro Devices Inc, Sunnyvale, CA 94088 USA
关键词
decoupled plasma nitridation; gate dielectric; gate leakage; pMOSFET; reliability; transconductance;
D O I
10.1109/LED.2002.805758
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Balancing gate leakage reduction, device performance, and gate dielectric reliability is a major challenge for oxynitride used as a gate dielectric for advanced technology. As compared to RTONO oxynitride, pMOSFET threshold voltage shift and transconductance degradation have been problematic for devices using remote plasma nitridation (RPN) or decoupled plasma nitridation (DPN) process due to non-optimal nitrogen profile in the film. In this paper, we report that the nitrogen profile of DPN gate dielectric can be engineered primarily,by tuning the plasma pressure after optimizing other DPN process parameters to solve these problems. An EOT of 15 Angstrom (23-Angstrom NMOS CETinv) DPN oxynitride is demonstrated to have an acceptable pMOS Vt, comparable transconductance, significantly (similar to30x) longer pMOS time-to-breakdown reliability for packaged devices, and 5 x gate leakage reduction relative to a high quality RTONO used in industry. The high quality ultrathin DPN film is fabricated in a commercially available system, which is compatible with standard CMOS processing technology. These encouraging results make high-pressure DPN oxynitride an attractive gate dielectric candidate for 80-nm advanced technology and beyond.
引用
收藏
页码:704 / 706
页数:3
相关论文
共 33 条
  • [1] Study of nitridation plasma for ultra-thin gate dielectrics of 65 nm technology node and beyond
    Wu, HM
    Gao, D
    Mo, MX
    Zhou, N
    Chen, J
    Zhu, B
    Ning, J
    Bonfanti, P
    Kuo, J
    Li, M
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 415 - 418
  • [2] Effects of post-decoupled-plasma-nitridation annealing of ultra-thin gate oxide
    Lek, CM
    Cho, BJ
    Loh, WY
    Ang, CH
    Lin, W
    Tan, YL
    Zhen, JZ
    Chan, L
    Tan, SS
    Chen, TP
    PROCEEDINGS OF THE 9TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2002, : 232 - 236
  • [3] Impact of decoupled plasma nitridation of ultra-thin gate oxide on the performance of p-channel MOSFETs
    Lek, CM
    Cho, BJ
    Ang, CH
    Tan, SS
    Loh, WY
    Zhen, JZ
    Lap, C
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2002, 17 (06) : L25 - L28
  • [4] Ultra-thin oxynitride gate dielectrics by pulsed-RF DPN for 65 nm General Purpose CMOS applications
    Veloso, A
    Cubaynes, FN
    Rothschild, A
    Mertens, S
    Degraeve, R
    O'Connor, R
    Olsen, C
    Date, L
    Schaekers, M
    Dachs, C
    Jurczak, M
    ESSDERC 2003: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2003, : 239 - 242
  • [5] Ultra-thin gate dielectric plasma charging damage in SOI technology
    Lai, W.
    Harmon, D.
    Hook, T.
    Ontalus, V.
    Gambino, J.
    2006 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 44TH ANNUAL, 2006, : 370 - +
  • [6] Electrical characteristics and reliability of ultra-thin gate oxides (<2nm) with plasma nitridation
    Sun, Ling
    Liu, Wei
    Duan, Zhenyong
    Xu, Zhongyi
    Yang, Huayue
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2008, 29 (11): : 2143 - 2147
  • [7] Germanium oxynitride gate interlayer dielectric formed on Ge(100) using decoupled plasma nitridation
    Bhatt, Piyush
    Chaudhuri, Krishnakali
    Kothari, Shraddha
    Nainani, Aneesh
    Lodha, Saurabh
    APPLIED PHYSICS LETTERS, 2013, 103 (17)
  • [8] Effects of the post nitridation anneal temperature on performances of the nano MOSFET with ultra-thin (&lt;2.5 nm) plasma nitrided gate dielectric
    Chiu, H. Y.
    Fang, Y. K.
    Juang, F. R.
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2012, 15 (01) : 27 - 31
  • [9] Effects of plasma nitridation on ultra-thin gate oxide electrical and reliability characteristics
    He, YD
    Xu, MZ
    Tan, CH
    SOLID-STATE ELECTRONICS, 2005, 49 (01) : 57 - 61
  • [10] He plus remote plasma nitridation of ultra-thin gate oxide for deep submicron CMOS technology applications
    Ting, SF
    Fang, YK
    Chen, CH
    Yang, CW
    Yu, MC
    Jang, SM
    Yu, CH
    Liang, MS
    Chen, SW
    Shih, R
    ELECTRONICS LETTERS, 2001, 37 (12) : 788 - 790