ACM: An Energy-Efficient Accuracy Configurable Multiplier for Error-Resilient Applications

被引:9
作者
Garg, Bharat [1 ]
Sharma, G. K. [1 ]
机构
[1] ABV Indian Inst Informat Technol & Management, Gwalior, India
来源
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS | 2017年 / 33卷 / 04期
关键词
Energy efficiency; Approximate designs; Multiplier; Error-resiliency; Gaussian smoothing filter; DESIGN; ARCHITECTURE; QUALITY;
D O I
10.1007/s10836-017-5667-8
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The multimedia applications such as image, audio and video processing allow approximation in computations, provided that, errors are of definite types and have austerities within confined limits, thus exhibiting error-resiliency. An approximate arithmetic circuit can be exploited to avail this error-resiliency for improving energy-efficiency. This paper presents an approximate multiplier that provides higher energy-efficiency at the cost of minor loss of accuracy. The proposed multiplier offers twofold improved performance because of reduced level of gates and curtailed inherent switched capacitances. Further, to achieve variable accuracy, an Accuracy Configurable Multiplier (ACM) algorithm is proposed that provides improved Speed-Power-Area-Accuracy (SPAA) metrics. The proposed ACM enables dynamic accuracy configurability via small error correction logic. Simulation results over accurate 8-bit multiplier indicate 57.37% and 25.17% reduced power and area, respectively. Moreover, accuracy configurability is achieved with only 10.5% and 12.32%, area and power overhead, respectively. Moreover, the proposed multiplier in real applications such as Gaussian smoothing filter attains better SPAA tradeoff over the existing approximate multipliers.
引用
收藏
页码:479 / 489
页数:11
相关论文
共 18 条
[1]   PAID: Process Aware Imprecise DCT Architecture Trading Quality for Energy Efficiency [J].
Garg, Bharat ;
Sharma, G. K. .
JOURNAL OF LOW POWER ELECTRONICS, 2015, 11 (02) :121-132
[2]   Bit-width-aware constant-delay run-time Accuracy Programmable Adder for error-resilient applications [J].
Garg, Bharat ;
Dutt, Sunil ;
Sharma, G. K. .
MICROELECTRONICS JOURNAL, 2016, 50 :1-7
[3]  
Hashemi S, 2015, ICCAD-IEEE ACM INT, P418, DOI 10.1109/ICCAD.2015.7372600
[4]   SPAA-Aware 2D Gaussian Smoothing Filter Design Using Efficient Approximation Techniques [J].
Jaiswal, Ankur ;
Garg, Bharat ;
Kaushal, Vikas ;
Sharma, G. K. .
2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID), 2015, :333-338
[5]  
Kahng AB, 2012, DES AUT CON, P820
[6]  
Khorbotly S, 2011, SE SYM SYS THRY, P154, DOI 10.1109/SSST.2011.5753797
[7]  
Kulkarni P., 2011, Proceedings of the 24th International Conference on VLSI Design: concurrently with the 10th International Conference on Embedded Systems Design, P346, DOI 10.1109/VLSID.2011.51
[8]  
Leem L, 2010, DES AUT TEST EUROPE, P1560
[9]   New Metrics for the Reliability of Approximate and Probabilistic Adders [J].
Liang, Jinghang ;
Han, Jie ;
Lombardi, Fabrizio .
IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (09) :1760-1771
[10]   Speeding up processing with approximation circuits [J].
Lu, SL .
COMPUTER, 2004, 37 (03) :67-+