A Scalable 3D Processor by Homogeneous Chip Stacking with Inductive-Coupling Link

被引：0

作者：

Kohama, Yoshinori ^{[1
]}

Sugimori, Yasufumi ^{[1
]}

Saito, Shotaro ^{[1
]}

Hasegawa, Yohei ^{[1
]}

Sano, Toru ^{[1
]}

Kasuga, Kazutaka ^{[1
]}

Yoshida, Yoichi ^{[1
]}

Niitsu, Kiichi ^{[1
]}

Miura, Noriyuki ^{[1
]}

Amano, Hideharu ^{[1
]}

Kuroda, Tadahiro ^{[1
]}

机构：

[1] Keio Univ, Dept Elect Engn & Elect, Yokohama, Kanagawa 223, Japan

来源：

2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS | 2009年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents homogeneous chip stacking to construct a scalable three-dimensional (3D) processor for the first time. Chips are connected by an inductive-coupling link. Power supply is delivered by conventional wire bonding. A prototype is developed by stacking four dynamically reconfigurable processor (DRP) chips in 90nm CMOS. Active Si area for the vertical link at 7.2Gb/s/chip is 0.031 mm(2). Average execution time is reduced to 31% compared to that using one chip.

引用

页码：94 / 95

页数：2

共 50 条

[41] 3D chip-to-chip stacking with through silicon interconnects
Lo, Wei-Chung
Chang, Shu-Ming
Chen, Yu-Hua
Ko, Jeng-Dar
Kuo, Tzu-Ying
Chang, Hsiang-Hung
Shih, Ying-Ching
2007 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 72 - +
[42] Novel Chip Stacking Process for 3D Integration
Lee, Jaesik
Fernandez, Daniel M.
Paing, Myo
Yeo, Yen Chen
Gao, Shan
2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1939 - 1943
[43] Processor design in 3D die-stacking technologies
Loh, Gabriel H.
Xie, Yuan
Black, Bryan
IEEE MICRO, 2007, 27 (03) : 31 - 48
[44] A SCALABLE 3D HETEROGENEOUS MULTICORE WITH AN INDUCTIVE THRUCHIP INTERFACE
Miura, Noriyuki
Koizumi, Yusuke
Take, Yasuhiro
Matsutani, Hiroki
Kuroda, Tadahiro
Amano, Hideharu
Sakamoto, Ryuichi
Namiki, Mitaro
Usami, Kimiyoshi
Kondo, Masaaki
Nakamura, Hiroshi
IEEE MICRO, 2013, 33 (06) : 6 - 15
[45] Evaluation of Using Inductive/Capacitive-Coupling Vertical Interconnects in 3D Network-on-Chip
Ouyang, Jin
Xie, Jing
Poremba, Matthew
Xie, Yuan
2010 IEEE AND ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2010, : 477 - 482
[46] 47% Power Reduction and 91% Area Reduction in Inductive-Coupling Programmable Bus for NAND Flash Memory Stacking
Saito, Mitsuko
Sugimori, Yasufumi
Kohama, Yoshinori
Yoshida, Yoichi
Miura, Noriyuki
Ishikuro, Hiroki
Kuroda, Tadahiro
PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 449 - 452
[47] 3D chip stacking with C4 technology
Dang, B.
Wright, S. L.
Andry, P. S.
Sprogis, E. J.
Tsang, C. K.
Interrante, M. J.
Webb, B. C.
Polastre, R. J.
Horton, R. R.
Patel, C. S.
Sharma, A.
Zheng, J.
Sakuma, K.
Knickerbocker, J. U.
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2008, 52 (06) : 599 - 609
[48] 47% Power Reduction and 91% Area Reduction in Inductive-Coupling Programmable Bus for NAND Flash Memory Stacking
Saito, Mitsuko
Yoshida, Yoichi
Miura, Noriyuki
Ishikuro, Hiroki
Kuroda, Tadahiro
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (09) : 2269 - 2278
[49] 3D integrated scalable focal-plane processor array
Foeldesy, Peter
Zarandy, Akos
Rekeczky, Csaba
Roska, Tamas
2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 954 - 957
[50] Foundry TSV Enablement For 2.5D/3D Chip Stacking
Yu, Remi
2012 IEEE HOT CHIPS 24 SYMPOSIUM (HCS), 2012,

← 1 2 3 4 5 →