A Scalable 3D Processor by Homogeneous Chip Stacking with Inductive-Coupling Link

被引：0

作者：

Kohama, Yoshinori ^{[1
]}

Sugimori, Yasufumi ^{[1
]}

Saito, Shotaro ^{[1
]}

Hasegawa, Yohei ^{[1
]}

Sano, Toru ^{[1
]}

Kasuga, Kazutaka ^{[1
]}

Yoshida, Yoichi ^{[1
]}

Niitsu, Kiichi ^{[1
]}

Miura, Noriyuki ^{[1
]}

Amano, Hideharu ^{[1
]}

Kuroda, Tadahiro ^{[1
]}

机构：

[1] Keio Univ, Dept Elect Engn & Elect, Yokohama, Kanagawa 223, Japan

来源：

2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS | 2009年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents homogeneous chip stacking to construct a scalable three-dimensional (3D) processor for the first time. Chips are connected by an inductive-coupling link. Power supply is delivered by conventional wire bonding. A prototype is developed by stacking four dynamically reconfigurable processor (DRP) chips in 90nm CMOS. Active Si area for the vertical link at 7.2Gb/s/chip is 0.031 mm(2). Average execution time is reduced to 31% compared to that using one chip.

引用

页码：94 / 95

页数：2

共 50 条

[21] An Inductive-coupling Link with a Complementary Switching Transmitter and an Integrating Receiver
Jeong, Youngkyun
Kim, Hyun-Ki
Kim, Sang-Hoon
Kwon, Kee-Won
Chun, Jung-Hoon
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2014, 14 (02) : 227 - 234
[22] An Extended XY Coil for Noise Reduction in Inductive-Coupling Link
Saito, Mitsuko
Kasuga, Kazutaka
Takeya, Tsutomu
Miura, Noriyuki
Kuroda, Tadahiro
2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2009, : 305 - 308
[23] Constant magnetic field scaling in inductive-coupling data link
Mizoguchi, Daisuke
Miura, Noriyuki
Ishikuro, Hiroki
Kuroda, Thdahiro
IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (02): : 200 - 205
[24] Asynchronous Pulse Transmitter for Power Reduction in Inductive-Coupling Link
Saito, Mitsuko
Miura, Noriyuki
Kuroda, Tadahiro
JAPANESE JOURNAL OF APPLIED PHYSICS, 2012, 51 (02)
[25] A 1 Tb/s/mm2 Inductive-Coupling Side-by-Side Chip Link
Hasegawa, So
Kadomoto, Junichiro
Kosuge, Atsutake
Kuroda, Tadahiro
ESSCIRC CONFERENCE 2016, 2016, : 469 - 472
[26] Design and Optimization of Inductive-Coupling Links for 3-D-ICs
Fletcher, Benjamin J.
Das, Shidhartha
Mak, Terrence
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (03) : 711 - 723
[27] A 1Tb/s 3W inductive-coupling transceiver chip
Miura, Noriyuki
Kuroda, Tadahiro
PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 92 - +
[28] Modeling and Experimental Verification of Misalignment Tolerance in Inductive-Coupling Inter-Chip Link for Low-Power 3-D System Integration
Niitsu, Kiichi
Kohama, Yoshinori
Sugimori, Yasufumi
Kasuga, Kazutaka
Osada, Kenichi
Irie, Naohiko
Ishikuro, Hiroki
Kuroda, Tadahiro
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (08) : 1238 - 1243
[29] 2 Gb/s 15 pJ/b/chip Inductive-Coupling Programmable Bus for NAND Flash Memory Stacking
Saito, Mitsuko
Sugimori, Yasufumi
Kohama, Yoshinori
Yoshida, Yoichi
Miura, Noriyuki
Ishikuro, Hiroki
Sakurai, Takayasu
Kuroda, Tadahiro
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (01) : 134 - 141
[30] Efficient 3-D Bus Architectures for Inductive-Coupling ThruChip Interfaces
Kagami, Takahiro
Matsutani, Hiroki
Koibuchi, Michihiro
Take, Yasuhiro
Kuroda, Tadahiro
Amano, Hideharu
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (02) : 493 - 506

← 1 2 3 4 5 →