VHDL Implementation of Low-Power Turbo Decoder

被引：0
|
作者：
Vijyata [1 ]
Meena, R. S. [1 ]
Sharma, J. B. [1 ]
机构：
[1] Rajasthan Tech Univ, Dept Elect Engn, Kota, India
来源：
2016 IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND ELECTRONICS ENGINEERING (UPCON) | 2016年
关键词：
log-map algorithm; LLR; BMC; ACS; BSMC; FSMC; VHDL; DESIGN;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Due to famous mistake revising probability turbo coding is significantly used as a piece of advanced correspondence systems. In this paper different arrangement of turbo decoder with decreased element constrain dissemination is shown. In this changed decoder, standard cell based design using pipeline logarithm-most extreme a back (Log-MAP) calculation with clock gating and variable number of cycle is used to reduce the territory and to expand the throughput. Proposed design of modified log-outline decoder is mimicked and mixes using Xilinx14.2. Outcomes of the proposed low-control balanced log-MAP decoder are better than the customary log-MAP turbo decoder.
引用
收藏
页码：602 / 607
页数：6
相关论文
共 50 条
  • [41] Low-power Viterbi decoder for CDMA mobile terminals
    Kang, IY
    Willson, AN
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (03) : 473 - 482
  • [42] A low-power SRAM for Viterbi decoder in wireless communication
    Cheng, Shin-Pao
    Huang, Shi-Yu
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2008, 54 (02) : 290 - 295
  • [43] Design of a low-power Viterbi decoder for wireless communications
    Ghanipour, F
    Nabavi, AR
    ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 304 - 307
  • [44] Low-power asynchronous Viterbi decoder for wireless applications
    Kawokgy, M
    Salama, CAT
    ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 286 - 289
  • [45] Low-power VLSI decoder architectures for LDPC codes
    Mansour, MM
    Shanbhag, NR
    ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2002, : 284 - 289
  • [46] A low-power self-timed Viterbi decoder
    Riocreux, PA
    Brackenbury, LEM
    Cumpstey, M
    Furber, SB
    SEVENTH INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2001, : 15 - 24
  • [47] Design of a low-power Viterbi decoder for wireless communications
    1600, Emirates Telecommunications Corporation (ETISALAT); Etisalat College of Engineering (ECE); IEEE Circuits and Systems Society (CAS); Institute of Electrical and Electronics Engineers (IEEE); University of Sharjah (UOS) (Institute of Electrical and Electronics Engineers Inc., United States):
  • [48] Progress on low-power turbo-Brayton converters
    Zagarola, MV
    Crowley, CJ
    Swift, WL
    SPACE TECHNOLOGY AND APPLICATIONS INTERNATIONAL FORUM-STAIF 2004, 2004, 699 : 453 - 462
  • [49] Architectural strategies for low-power VLSI turbo decoders
    Masera, G
    Mazza, M
    Piccinini, G
    Viglione, F
    Zamboni, M
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (03) : 279 - 285
  • [50] Reconfigurability-power trade-offs in turbo decoder design and implementation
    Atluri, I
    Arslan, T
    VLSI 2004: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, 2004, : 215 - 217
12345