VHDL Implementation of Low-Power Turbo Decoder

被引：0

作者：

Vijyata ^{[1
]}

Meena, R. S. ^{[1
]}

Sharma, J. B. ^{[1
]}

机构：

[1] Rajasthan Tech Univ, Dept Elect Engn, Kota, India

来源：

2016 IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND ELECTRONICS ENGINEERING (UPCON) | 2016年

关键词：

log-map algorithm; LLR; BMC; ACS; BSMC; FSMC; VHDL; DESIGN;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Due to famous mistake revising probability turbo coding is significantly used as a piece of advanced correspondence systems. In this paper different arrangement of turbo decoder with decreased element constrain dissemination is shown. In this changed decoder, standard cell based design using pipeline logarithm-most extreme a back (Log-MAP) calculation with clock gating and variable number of cycle is used to reduce the territory and to expand the throughput. Proposed design of modified log-outline decoder is mimicked and mixes using Xilinx14.2. Outcomes of the proposed low-control balanced log-MAP decoder are better than the customary log-MAP turbo decoder.

引用

页码：602 / 607

页数：6

共 50 条

[21] Low-power turbo equalizer architecture
Lee, SJ
Shanbhag, NR
Singer, AC
2002 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2002, : 33 - 38
[22] Power-efficient implementation of turbo decoder in SDR system
Kang, B
Vijaykrishnan, N
Irwin, MJ
Theocharides, T
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 119 - 122
[23] Low latency Turbo Decoder implementation for future broadcasting systems
Luo, Hua
Zhang, Yue
Huang, Li-ke
Cosmas, John
2017 IEEE INTERNATIONAL SYMPOSIUM ON BROADBAND MULTIMEDIA SYSTEMS AND BROADCASTING (BMSB), 2017, : 568 - 571
[24] Gigabit Rate Low-Power LDPC Decoder
Pisek, Eran
Rajan, Dinesh
Cleveland, Joseph
2011 IEEE INFORMATION THEORY WORKSHOP (ITW), 2011,
[25] An asynchronous Viterbi Decoder for low-power applications
Javadi, B
Naderi, M
Pedram, H
Afzali-Kusha, A
Akbari, MK
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2003, 2799 : 471 - 480
[26] A VLSI implementation of an adaptive-effort low-power Viterbi decoder for wireless communications
Allan, G
Simmons, S
CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING 2001, VOLS I AND II, CONFERENCE PROCEEDINGS, 2001, : 1183 - 1188
[27] A low-power VLSI architecture for the Viterbi decoder
Ju, WS
Shieh, MD
Sheu, MH
40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 1201 - 1204
[28] An implementation of low power and low complexity TURBO
Jiang, Xiao-Bo
Chen, Jie
Qiu, Yu-Lin
Dianzi Keji Daxue Xuebao/Journal of the University of Electronic Science and Technology of China, 2006, 35 (04): : 481 - 483
[29] A low-power VLSI architecture for turbo decoding
Lee, SJ
Shanbhag, NR
Singer, AC
ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2003, : 366 - 371
[30] Turbo codes for low-power mobile devices
Hebbes, L
Malyan, RR
IEEE REGION 8 EUROCON 2003, VOL A, PROCEEDINGS: COMPUTER AS A TOOL, 2003, : 281 - 284

← 1 2 3 4 5 →