Low-power design methodology: Power estimation and optimization

被引：0
|
作者：
Najm, FN [1 ]
机构：
[1] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA
来源：
40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2 | 1998年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
We present a summary of recent results and the state of the art in low-power computer-aided design techniques for integrated circuits. Any detailed survey of this topic would have to be much longer than is possible in these proceedings. Therefore, we will only briefly touch on the many available techniques, and will provide pointers to further reading whenever possible.
引用
收藏
页码：1124 / 1129
页数：2
相关论文
共 50 条
  • [1] Design methodology of low-power microprocessors
    Hattori, T
    ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 390 - 393
  • [2] Design Methodology for Low-Power Embedded Microprocessors
    Manuzzato, Andrea
    Campi, Fabio
    Liberali, Valentino
    Pandini, Davide
    2013 23RD INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2013, : 259 - +
  • [3] Low-power methodology and design techniques for processor design
    Australian Electronics Engineering, 1999, 32 (01):
  • [4] Cell processor low-power design methodology
    Stasiak, D
    Chaudhry, R
    Cox, D
    Posluszny, S
    Warnock, J
    Weitzel, S
    Wendel, D
    Wang, M
    IEEE MICRO, 2005, 25 (06) : 71 - 78
  • [5] A Systematic Design Methodology for Low-Power NoCs
    Reehal, Gursharan
    Ismail, Mohammed
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (12) : 2585 - 2595
  • [6] Design Methodology for Low-Power Embedded Microprocessors
    Manuzzato, Andrea
    Campi, Fabio
    Liberali, Valentino
    Pandini, Davide
    2013 23RD INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2013, : 251 - +
  • [7] Decimation filters: Low-power design and optimization
    Farag, EN
    Yan, RH
    Elmasry, MI
    1997 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING, VOLS 1 AND 2: PACRIM 10 YEARS - 1987-1997, 1997, : 850 - 853
  • [8] Low-power methodology issues in digital circuit design
    Kontiala, M
    Heinonen, A
    Nurmi, J
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 493 - 496
  • [9] A design methodology for low-power MCML ring oscillators
    Caruso, Giuseppe
    Macchiarella, Alessio
    2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 675 - 678
  • [10] Low-Power Design Methodology for CML and ECL Circuits
    Schrape, Oliver
    Appel, Markus
    Winkler, Frank
    Krstic, Milos
    2014 24TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2014,
12345