Capturing input switching dependency in crosstalk noise modeling

被引:2
作者
Chen, LH [1 ]
Marek-Sadowska, M [1 ]
Divecha, R [1 ]
Singh, P [1 ]
机构
[1] Univ Calif Santa Barbara, Santa Barbara, CA 93106 USA
来源
13TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS | 2000年
关键词
D O I
10.1109/ASIC.2000.880759
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Simulations of CMOS circuits for different input switching conditions reveal that the peak crosstalk noise can differ significantly for a given circuit structure with specific technology parameters and specific signal transition times. We show that these effects can be captured by appropriate victim driver modeling and we propose a systematic method to find the equivalent resistances for different switching conditions. In 0.25 mum technology, the maximum error of our linear model with respect to HSpice simulation using the nonlinear driver model is less than 5%, and the average error is less than 2%.
引用
收藏
页码:330 / 334
页数:5
相关论文
共 6 条
[1]   Analytic models for crosstalk delay and pulse analysis under non-ideal inputs [J].
Chen, WJ ;
Gupta, SK ;
Breuer, MA .
ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, :809-818
[2]  
KAHNG AB, 1999, IEEE ASIC C SEPT
[3]   AN APPROACH TO THE ANALYSIS AND DETECTION OF CROSSTALK FAULTS IN DIGITAL VLSI CIRCUITS [J].
RUBIO, A ;
ITAZAKI, N ;
XU, XO ;
KINOSHITA, K .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (03) :387-395
[4]   Harmony: Static noise analysis of deep submicron digital integrated circuits [J].
Shepard, KL ;
Narayanan, V ;
Rose, R .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (08) :1132-1150
[5]   Crosstalk in VLSI interconnections [J].
Vittal, A ;
Chen, LH ;
Marek-Sadowska, M ;
Wang, KP ;
Yang, S .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (12) :1817-1824
[6]  
[No title captured]