Cyclic coding algorithms under MorphoSys reconfigurable computing system

被引：0
|
作者：
Diab, H
Damaj, I
机构：
[1] S Bank Univ, Fac Engn Sci & Technol, London SE1 0AA, England
[2] Amer Univ Beirut, Fac Engn & Architecture, Dept ECE, Beirut, Lebanon
来源：
ADVANCES IN ENGINEERING SOFTWARE | 2003年 / 34卷 / 02期
关键词：
reconfigurable computing; MorphoSys; information coding; cyclic codes; algorithms mapping;
D O I：
10.1016/S0965-9978(02)00101-1
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
This paper introduces reconfigurable computing (RC) and specifically chooses one of the prototypes in this field, MorphoSys (M1) [1-5]. The paper addresses the results obtained when using RC in mapping algorithms pertaining to digital coding in relation to previous research [6-10]. The chosen algorithms relate to cyclic coding techniques, namely the CCITT CRC-16 and the CRC-16. A performance analysis study of the M1 RC system is also presented to evaluate the efficiency of the algorithm execution on the M1 system. For comparison purposes, three other systems were used to map the same algorithms showing the advantages and disadvantages of each compared with the M1 system. The algorithms were run on the 8 X 8 RC (reconfigurable) array of the M1 (MorphoSys) system; numerical examples were simulated to validate our results, using the MorphoSys mULATE program, which simulates MorphoSys operations. (C) 2002 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码：61 / 72
页数：12
相关论文
共 50 条
  • [21] Rapid system prototyping for high performance reconfigurable computing
    Shrivastava, S
    Jain, VK
    TENTH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEMS PROTOTYPING, PROCEEDINGS, 1999, : 32 - 37
  • [22] Reconfigurable architectures for system level applications of adaptive computing
    Schott, B
    Crago, SP
    Parker, RH
    Chen, CH
    Carter, LC
    Czarnaski, JP
    French, M
    Hom, I
    Tho, T
    Valenti, T
    VLSI DESIGN, 2000, 10 (03) : 265 - 279
  • [23] Implementation of an edge detection algorithm in a reconfigurable computing system
    Tavares, RCD
    Araujo, AD
    Coelho, CJN
    Fernandes, AO
    XI BRAZILIAN SYMPOSIUM ON INTEGRATED CIRCUIT DESIGN, PROCEEDINGS, 1998, : 38 - 41
  • [24] The Design of a Reconfigurable Computing Unit Based on Heterogeneous System
    Song, Yu-kun
    Li, Hao-yang
    Zhang, Duo-ii
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1398 - 1400
  • [25] The hybrid reconfigurable system for high-performance computing
    Lyashov, M., V
    Alekseenko, J., V
    Bereza, A. N.
    Blanco, L. M. L.
    2015 9TH INTERNATIONAL CONFERENCE ON APPLICATION OF INFORMATION AND COMMUNICATION TECHNOLOGIES (AICT), 2015, : 258 - 262
  • [26] Operating System Concepts for Reconfigurable Computing: Review and Survey
    Eckert, Marcel
    Meyer, Dominik
    Haase, Jan
    Klauer, Bernd
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2016, 2016
  • [27] Floating point matrix multiplication on a reconfigurable computing system
    Sajish, C
    Abhyankar, Y
    Ghotgalkar, S
    Venkates, KA
    Current Trends in High Performance Computing and Its Applications, Proceedings, 2005, : 113 - 122
  • [28] System architecture of an adaptive reconfigurable DSP computing engine
    Wu, AY
    Liu, KJR
    Raghupathy, A
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1998, 8 (01) : 54 - 73
  • [29] Two-stage reconfigurable computing system architecture
    Deng, YX
    Hwang, CJ
    Lou, DC
    18th International Conference on Systems Engineering, Proceedings, 2005, : 389 - 394
  • [30] Rapid system prototyping for high performance reconfigurable computing
    Shrivastava, S.
    Jain, V.K.
    Proceedings of the International Workshop on Rapid System Prototyping, 1999, : 32 - 37
12345