Cyclic coding algorithms under MorphoSys reconfigurable computing system

被引：0

作者：

Diab, H

Damaj, I

机构：

[1] S Bank Univ, Fac Engn Sci & Technol, London SE1 0AA, England

[2] Amer Univ Beirut, Fac Engn & Architecture, Dept ECE, Beirut, Lebanon

来源：

ADVANCES IN ENGINEERING SOFTWARE | 2003年 / 34卷 / 02期

关键词：

reconfigurable computing; MorphoSys; information coding; cyclic codes; algorithms mapping;

D O I：

10.1016/S0965-9978(02)00101-1

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

This paper introduces reconfigurable computing (RC) and specifically chooses one of the prototypes in this field, MorphoSys (M1) [1-5]. The paper addresses the results obtained when using RC in mapping algorithms pertaining to digital coding in relation to previous research [6-10]. The chosen algorithms relate to cyclic coding techniques, namely the CCITT CRC-16 and the CRC-16. A performance analysis study of the M1 RC system is also presented to evaluate the efficiency of the algorithm execution on the M1 system. For comparison purposes, three other systems were used to map the same algorithms showing the advantages and disadvantages of each compared with the M1 system. The algorithms were run on the 8 X 8 RC (reconfigurable) array of the M1 (MorphoSys) system; numerical examples were simulated to validate our results, using the MorphoSys mULATE program, which simulates MorphoSys operations. (C) 2002 Elsevier Science Ltd. All rights reserved.

引用

页码：61 / 72

页数：12

共 12 条

[1]

ABDENNOUR E, 2000, 7 IEEE INT C EL CIRC, V1, P99

[2]

DAMAJ I, 2001, INT C COMPUT SYST AP, V1, P270

[3]

DAMAJ I, 2002, INT J SUPER COMPUT, V24, P91

[4]

DIAB H, 2002, INT C RES TRENDS SCI

[5]

DIAB H, 2002, 6 SAUD ENG C, P205

[6]

DIAB H, 2002, INT C PAR DISTR PROC, P1528

[7]

LEE R, 1987, DIGITAL DESIGN

[8]

LU G, 1999, 5 INT EUR C, P727

[9] A framework for reconfigurable computing:: Task scheduling and context management [J].

Maestre, R ;

Kurdahi, FJ ;

Fernández, M ;

Hermida, R ;

Bagherzadeh, N ;

Singh, H .

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (06) :858-873

[10] Kernel scheduling in reconfigurable computing [J].

Maestre, R ;

Kurdahi, FJ ;

Bagherzadeh, N ;

Singh, H ;

Hermida, R ;

Fernandez, M .

DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, :90-96

← 1 2 →