A 1.1W/mm2-Power-Density 82%-Efficiency Fully Integrated 3:1 Switched-Capacitor DC-DC Converter in Baseline 28nm CMOS Using Stage Outphasing and Multiphase Soft-Charging

被引：0
作者：
Butzen, Nicolas [1 ]
Steyaert, Michiel [1 ]
机构：
[1] Katholieke Univ Leuven, Leuven, Belgium
来源：
2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC) | 2017年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：178 / 178
页数：1
相关论文
共 8 条
[1]  
Andersen TM, 2014, ISSCC DIG TECH PAP I, V57, P90, DOI 10.1109/ISSCC.2014.6757351
[2]  
Butzen N, 2016, ISSCC DIG TECH PAP I, V59, P220, DOI 10.1109/ISSCC.2016.7417986
[3]   Design Techniques for Fully Integrated Switched-Capacitor DC-DC Converters [J].
Hanh-Phuc Le ;
Sanders, Seth R. ;
Alon, Elad .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (09) :2120-2131
[4]  
Jiang JM, 2015, ISSCC DIG TECH PAP I, V58, P366, DOI 10.1109/ISSCC.2015.7063078
[5]  
Le HP, 2013, ISSCC DIG TECH PAP I, V56, P372, DOI 10.1109/ISSCC.2013.6487775
[6]  
Meyvaert H., 2011, 37th European Solid State Circuits Conference (ESSCIRC 2011), P483, DOI 10.1109/ESSCIRC.2011.6045012
[7]  
Somasekhar D, 2009, SYMP VLSI CIRCUITS, P196
[8]  
Villar-Pique G., 2011, European Patent, Patent No. [EP 2306626 A1, 2306626]
1