Dynamic state-dependent dispatching for wafer fabrication

被引:15
作者
Chen, JC
Chen, CW
Tai, CY
Tyan, JC
机构
[1] Chung Yuan Christian Univ, Dept Ind Engn, Chungli 32023, Taiwan
[2] Siliconware Precis Ind Co Ltd, Taichung, Taiwan
[3] Taiwan Semiconductor Manufacturing Co, Hsinchu, Taiwan
关键词
D O I
10.1080/00207540410001721736
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A dynamic state-dependent dispatching (DSDD) heuristic for a wafer fabrication plant is presented. The DSDD heuristic dynamically uses different dispatching rules according to the state of a production system. Rather than developing new rules, the DSDD heuristic combines and modifies existing rules. This heuristic first classifies workstations into dynamic bottlenecks and non-dynamic bottlenecks. Dynamic bottleneck workstations apply a revised two-boundary dispatching rule when their queue length exceeds the average obtained from simulation using constant lot-release policy and first-in, first-out dispatching rule. Otherwise, the shortest expected processing time until next visit dispatching rule is used. A revised FGCA (FGCA+) dispatching rule is used for all non-dynamic bottlenecks workstations. Simulation results demonstrate that the DSDD heuristic obtains the best performance among the compared six dispatching rules in terms of average and standard deviation of cycle time and work-in-process.
引用
收藏
页码:4547 / 4562
页数:16
相关论文
共 17 条
[1]  
Chung S. H., 1999, J CHINESE I IND ENG, V16, P93
[2]   CLOSED-LOOP JOB RELEASE CONTROL FOR VLSI CIRCUIT MANUFACTURING [J].
GLASSEY, CR ;
RESENDE, MGC .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1988, 1 (01) :36-46
[3]   A production planning methodology for semiconductor manufacturing based on iterative simulation and linear programming calculations [J].
Hung, YF ;
Leachman, RC .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1996, 9 (02) :257-269
[4]   Due-date based scheduling and control policies in a multiproduct semiconductor wafer fabrication facility [J].
Kim, YD ;
Kim, JU ;
Lim, SK ;
Jun, HB .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1998, 11 (01) :155-164
[5]  
LEE KJ, 1995, THESIS NATL CHIAO TU
[6]  
Levitt M. E., 1990, IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop. World-Class Manufacturing. ASMC '90 Proceedings (Cat. No.90CH2902-5), P3, DOI 10.1109/ASMC.1990.111212
[7]   Minimum inventory variability schedule with applications in semiconductor fabrication [J].
Li, S ;
Tang, T ;
Collins, DW .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1996, 9 (01) :145-149
[8]   A total standard WIP estimation method for wafer fabrication [J].
Lin, YH ;
Lee, CE .
EUROPEAN JOURNAL OF OPERATIONAL RESEARCH, 2001, 131 (01) :78-94
[9]   A ROBUST PRODUCTION CONTROL POLICY FOR VLSI WAFER FABRICATION [J].
LOU, SXC ;
KAGER, PW .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1989, 2 (04) :159-164
[10]   EFFICIENT SCHEDULING POLICIES TO REDUCE MEAN AND VARIANCE OF CYCLE-TIME IN SEMICONDUCTOR MANUFACTURING PLANTS [J].
LU, SCH ;
RAMASWAMY, D ;
KUMAR, PR .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1994, 7 (03) :374-388