N-sequence RSNS ambiguity analysis

被引:10
作者
Luke, Brian L. [1 ]
Pace, Phillip E.
机构
[1] USN, Informat Operat Command Suitland, Adv Concepts & Demonstrations, Ft George G Meade, MD 20755 USA
[2] USN, Postgrad Sch, Dept Elect & Comp Engn, Monterey, CA 93943 USA
关键词
ambiguities; integer Gray code; sequences; symmetrical residue;
D O I
10.1109/TIT.2006.894627
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The robust symmetrical number system (RSNS) is a modular system formed using N >= 2 integer sequences and ensures that two successive RSNS vectors (paired terms from all N sequences) differ by only one integer. This integer Gray-code property reduces the possibility of encoding errors and makes the RSNS useful in applications such as folding analog-to-digital converters (ADCs), direction finding antenna architectures, and photonic processors. This paper determines the length of combined sequences that contain no vector ambiguities. This length or longest run of distinct vectors we call the RSNS dynamic range ((M) over cap). The position of (M) over cap which is the starting point in the sequence is also derived. Computing (M) over cap and the position of (M) over cap allows the integer Gray-code properties of the RSNS to be used in practical applications. We first extend our two-sequence results to develop a closed-form expression for (M) over cap for a three-sequence RSNS with moduli of the form 2(r) - 1, 2(r), 2(r) + 1. We then extend the results to solving the N-sequence RSNS ambiguity locations in general.
引用
收藏
页码:1759 / 1766
页数:8
相关论文
共 11 条
[1]  
JENN DC, 2004, ACOUST IMAGING, V24, P57
[2]  
Niven I., 1991, INTRO THEORY NUMBERS
[3]   An optimum SNS-to-binary conversion algorithm and pipelined field-programmable logic design [J].
Pace, PE ;
Styer, D ;
Ringer, WP .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (08) :736-745
[4]   HIGH-RESOLUTION ENCODING PROCESS FOR AN INTEGRATED OPTICAL ANALOG-TO-DIGITAL CONVERTER [J].
PACE, PE ;
STYER, D .
OPTICAL ENGINEERING, 1994, 33 (08) :2638-2645
[5]   Optimum analog preprocessing for folding ADC's [J].
Pace, PE ;
Schafer, JL ;
Styer, D .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (12) :825-829
[6]   A folding ADC preprocessing architecture employing a robust symmetrical number system with gray-code properties [J].
Pace, PE ;
Styer, D ;
Akin, IA .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (05) :462-467
[7]   A PREPROCESSING ARCHITECTURE FOR RESOLUTION ENHANCEMENT IN HIGH-SPEED ANALOG-TO-DIGITAL CONVERTERS [J].
PACE, PE ;
RAMAMOORTHY, PA ;
STYER, D .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1994, 41 (06) :373-379
[8]   Use of the symmetrical number system in resolving single-frequency undersampling aliases [J].
Pace, PE ;
Leino, RE ;
Styer, D .
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1997, 45 (05) :1153-1160
[9]   High-resolution phase sampled interferometry using symmetrical number systems [J].
Pace, PE ;
Wickersham, D ;
Jenn, DC ;
York, NS .
IEEE TRANSACTIONS ON ANTENNAS AND PROPAGATION, 2001, 49 (10) :1411-1423
[10]   Signal folding in A/D converters [J].
Pan, H ;
Abidi, AA .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (01) :3-14