A physically based analytical model for the threshold voltage of strained-Si n-MOSFETs

被引:65
|
作者
Nayfeh, HM [1 ]
Hoyt, JL
Antoniadis, DA
机构
[1] IBM Microelect, Hopewell Jct, NY 12533 USA
[2] MIT, Dept Comp Sci & Elect Engn, Microsyst Technol Lab, Cambridge, MA 02139 USA
关键词
heterostructure; mobility enhancement; MOS devices; MOSFET; SiGe; silicon; strained-Si n-MOSFETs;
D O I
10.1109/TED.2004.838320
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A physically based analytic model for the threshold voltage V-t of long-channel strained-Si-Si1-xGex n-MOSFETs is presented and confirmed using numerical simulations for a wide range of channel doping concentration, gate-oxide thicknesses, and strained-Si layer thicknesses. The threshold voltage is sensitive to both the electron affinity and bandgap of the strained-Si cap material and the relaxed-Si1-xGex substrate. It is shown that the threshold voltage difference between strained- and unstrained-Si devices increases with channel doping, but that the increase is mitigated by gate oxide thickness reduction. Strained Si devices with constant, high channel doping have a threshold voltage difference that is sensitive to Si cap thickness, for thicknesses below the equilibrium critical thickness for strain relaxation.
引用
收藏
页码:2069 / 2072
页数:4
相关论文
共 50 条
  • [1] Low temperature behavior of strained-Si n-MOSFETs
    Mahato, S. S.
    Mitra, D.
    Maiti, T. K.
    Chakraborty, P.
    Senapati, B.
    Chakravorty, A.
    Sarkar, S. K.
    Maiti, C. K.
    PROCEEDINGS OF THE 2007 INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES: IWPSD-2007, 2007, : 115 - +
  • [2] Transconductance enhancement in deep submicron strained-Si n-MOSFETs
    Rim, K
    Hoyt, JL
    Gibbons, JF
    INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 707 - 710
  • [3] Electron mobility modeling in strained-Si n-MOSFETs using TCAD
    Dash, Tara Prasanna
    Das, Sanghamitra
    Pradhan, Diana
    Nanda, Rajib K.
    2016 IEEE ANNUAL INDIA CONFERENCE (INDICON), 2016,
  • [4] Scaling of strained-Si n-MOSFETs into the ballistic regime and associated anisotropic effects
    Bufler, FM
    Fichtner, W
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (02) : 278 - 284
  • [5] Simulation study of hot-electron reliability in strained-Si n-MOSFETs
    Maiti, C. K.
    Mahato, S. S.
    Saha, A. R.
    IPFA 2006: PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2006, : 141 - +
  • [6] IIA-4 TEMPERATURE AND SCALING BEHAVIOR OF STRAINED-SI N-MOSFETS
    WELSER, J
    HOYT, JL
    GIBBONS, JF
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (11) : 2101 - 2101
  • [7] Impact of strained-Si thickness and Ge out-diffusion on gate oxide quality for strained-Si surface channel n-MOSFETs
    Dalapati, GK
    Chattopadhyay, S
    Kwa, KSK
    Olsen, SH
    Tsang, YL
    Agaiby, R
    O'Neill, AG
    Dobrosz, P
    Bull, SJ
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (05) : 1142 - 1152
  • [8] Electron mobility enhancement characteristics and its temperature dependence in strained-Si n-MOSFETs
    Institute of Microelectronics, Tsinghua University, Beijing 100084, China
    Guti Dianzixue Yanjiu Yu Jinzhan, 2007, 4 (436-439):
  • [9] Analytical drain current model for nanoscale strained-Si/SiGe MOSFETs
    Batwani, Himanshu
    Gaur, Mayank
    Kumar, M. Jagadesh
    COMPEL-THE INTERNATIONAL JOURNAL FOR COMPUTATION AND MATHEMATICS IN ELECTRICAL AND ELECTRONIC ENGINEERING, 2009, 28 (02) : 353 - 371
  • [10] Temperature dependent model for threshold voltage and subthreshold slope of strained-Si channel MOSFETs with a polysilicon gate
    Biswas, Abhijit
    Bhattacherjee, Swagata
    MICROELECTRONICS RELIABILITY, 2014, 54 (08) : 1527 - 1533