共 14 条
- [1] Baker R.J., 2019, CMOS: Circuit Design, Layout, and Simulation
- [3] 2 SCHEMES FOR DETECTING CMOS ANALOG FAULTS [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (02) : 229 - 233
- [4] NOVEL DESIGN FOR TESTABILITY SCHEMES FOR CMOS IC [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (05) : 1239 - 1246
- [5] HSUE CW, 1993, INTERNATIONAL TEST CONFERENCE 1993 PROCEEDINGS, P635, DOI 10.1109/TEST.1993.470640
- [6] Kim JB, 1998, IEEE J SOLID-ST CIRC, V33, P1266, DOI 10.1109/4.705368
- [8] Maly W., 1992, Journal of Electronic Testing: Theory and Applications, V3, P397, DOI 10.1007/BF00135343
- [9] Miura Y., 1992, Proceedings International Test Conference 1992 (Cat. No.92CH3191-4), P873, DOI 10.1109/TEST.1992.527913
- [10] NIGH P, 1989, P IEEE CUST INT CIRC