Digital to analogue converter based on single-electron tunnelling transistor

被引：7
作者：
Hu, CH
Cotofana, SD
Jiang, J
机构：
[1] Delft Univ Technol, Comp Engn Lab, Elect Engn Math & Comp Sci Fac, NL-2628 CD Delft, Netherlands
[2] Shanghai Jiao Tong Univ, Res Inst Micro Nanometer Sci & Technol, Shanghai 200030, Peoples R China
来源：
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS | 2004年 / 151卷 / 05期
关键词：
D O I：
10.1049/ip-cds:20040992
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A digital to analogue converter (DAC) based on a single-electron tunnelling transistor (SETT) is proposed. The proposed scheme fully utilises the Coulomb blockade effect and only a SETT and n + 1 capacitors are necessary for an n-bit DAC implementation. Using this scheme, a 4-bit DAC is demonstrated by means of simulation.
引用
收藏
页码：438 / 442
页数：5
相关论文
共 16 条
[1]  
Ahn SJ, 1998, IEICE T ELECTRON, VE81C, P608
[2]   Asynchronous analogue-to-digital converter for single-electron circuits [J].
Ahn, SJ ;
Kim, DM .
ELECTRONICS LETTERS, 1998, 34 (02) :172-173
[3]   Silicon nanowires and their application in bi-directional electron pumps [J].
Altebaeumer, T ;
Ahmed, H .
MICROELECTRONIC ENGINEERING, 2001, 57-8 :1029-1033
[4]   On computing addition related arithmetic operations via controlled transport of charge [J].
Cotofana, S ;
Lageweg, C ;
Vassiliadis, S .
16TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2003, :245-252
[5]   A POSSIBLE EXPLANATION OF THE INCREASE OF THE ELECTRICAL RESISTANCE OF THIN METAL FILMS AT LOW TEMPERATURES AND SMALL FIELD STRENGTHS [J].
GORTER, CJ .
PHYSICA, 1951, 17 (08) :777-780
[6]   Single-electron inverter [J].
Heij, CP ;
Hadley, P ;
Mooij, JE .
APPLIED PHYSICS LETTERS, 2001, 78 (08) :1140-1142
[7]  
INOKAWA H, 2001, IEDM TECHN DIG
[8]  
Iwamura H, 1998, IEICE T ELECTRON, VE81C, P42
[9]   Digital to analog conversion performed in single electron technology [J].
Lageweg, C ;
Cotofana, S ;
Vassiliadis, S .
PROCEEDINGS OF THE 2001 1ST IEEE CONFERENCE ON NANOTECHNOLOGY, 2001, :105-110
[10]   A linear threshold gate implementation in single electron technology [J].
Lageweg, C ;
Cotofana, S ;
Vassiliadis, S .
IEEE COMPUTER SOCIETY WORKSHOP ON VLSI 2001, PROCEEDINGS, 2001, :93-98
12