Double Logarithmic Arithmetic Technique for Low-Power 3-D Graphics Applications

被引:21
作者
Ellaithy, Dina M. [1 ]
El-Moursy, Magdy A. [1 ,2 ]
Ibrahim, Ghada H. [1 ]
Zaki, Amal [1 ]
Zekry, Abdelhalim [3 ]
机构
[1] Elect Res Inst, Microelect Dept, Cairo, Egypt
[2] Mentor Graph Corp, Design Creat Div, Cairo, Egypt
[3] Ain Shams Univ, Elect & Commun Dept, Cairo, Egypt
关键词
Antilogarithmic converter; double logarithmic arithmetic (DLA) unit; graphical processing unit (GPU); logarithmic arithmetic unit; logarithmic converter; low power; VLSI IMPLEMENTATION; CONVERTER; UNIT; PROCESSORS; SYSTEMS; CMOS;
D O I
10.1109/TVLSI.2017.2667714
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
An energy efficient double logarithmic arithmetic (DLA) technique is proposed for 3-D graphics applications. DLA manipulates the logarithmic arithmetic and improves the architecture for the realization of the transcendental functions and the advanced lighting model using energy efficient techniques. The DLA features complete elimination of multipliers in logarithmic domain by using successive logarithmic converters. DLA demonstrates up to 56% reduction in power consumption as compared to the existing techniques. The main advantage of this approach is the ability to perform the complex functions using power-efficient, area-efficient, as well as high frequency design. The proposed technique performs transcendental functions using multiplier free hardware architecture. Moreover, based on nonuniform subdivisions and piecewise linear approximation, novel logarithmic and antilogarithmic converters are also proposed. These converters achieve optimal power consumption as compared to several recent approaches. The proposed converters provide low relative error with less nonuniform subdivisions. Up to 19%, 12%, and 20% reduction in relative error, area, and power consumption are achieved, respectively.
引用
收藏
页码:2144 / 2152
页数:9
相关论文
共 26 条
[1]   CMOS VLSI implementation of a low-power logarithmic converter [J].
Abed, KH ;
Siferd, RE .
IEEE TRANSACTIONS ON COMPUTERS, 2003, 52 (11) :1421-1433
[2]   VLSI implementation of a low-power antilogarithmic converter [J].
Abed, KH ;
Siferd, RE .
IEEE TRANSACTIONS ON COMPUTERS, 2003, 52 (09) :1221-1228
[3]   A Reconfigurable Lighting Engine for Mobile GPU Shaders [J].
Ahn, Jonghun ;
Choi, Seongrim ;
Nam, Byeong-Gyu .
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2015, 15 (01) :145-149
[4]  
Bulic P, 2013, INFORM MIDEM, V43, P203
[5]  
Byeong-Gyu Nam, 2006, 2006 IEEE Asian Solid-State Circuits Conference, P95
[6]   Accurate Fixed-Point Logarithmic Converter [J].
De Caro, Davide ;
Genovese, Mariangela ;
Napoli, Ettore ;
Petra, Nicola ;
Strollo, Antonio G. M. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (07) :526-530
[7]   Efficient Logarithmic Converters for Digital Signal Processing Applications [J].
De Caro, Davide ;
Petra, Nicola ;
Strollo, Antonio G. M. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2011, 58 (10) :667-671
[8]  
Hsiao Shen-Fu, 2011, P IEEE INT C IC DES, P1
[9]  
Juang TB, 2011, 2011 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), P390
[10]   A Lower Error and ROM-Free Logarithmic Converter for Digital Signal Processing Applications [J].
Juang, Tso-Bing ;
Chen, Sheng-Hung ;
Cheng, Huang-Jia .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (12) :931-935