Generation of distributed loop control

被引:0
作者
Bednara, M [1 ]
Hannig, F [1 ]
Teich, J [1 ]
机构
[1] Univ Gesamthsch Paderborn, D-33098 Paderborn, Germany
来源
EMBEDDED PROCESSOR DESIGN CHALLENGES: SYSTEMS, ARCHITECTURES, MODELLING, AND SIMULATION - SAMOS | 2002年 / 2268卷
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
We present a new methodology for controlling the space-time behavior of VLSI and FPGA-based processor arrays. The main idea is to generate simple local control elements which take control over the activeness of each attached processor element. Each control element thereby propagates a "start" and a "stop execution" signal to its neighbors. We show that our control mechanism is much more efficient than existing approaches because 1) only two control signals (start/stop) are required, 2) no extension of the computation space is necessary. 3) By the local propagation of just one start/stop signal, energy is saved as processing elements are only active between the time they have received the start signal and the time they have received the stop signal. Our methodology is applicable to one- and multi-dimensional processor arrays and is based on local control signal propagation. We provide a theoretical analysis of the overhead caused by the control structure.
引用
收藏
页码:154 / 170
页数:17
相关论文
共 20 条
  • [1] [Anonymous], 1993, LECT NOTES COMPUTER
  • [2] [Anonymous], 1977, International Series of Numerical Mathematics
  • [3] Bednara M, 2001, ERSA 2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, P1
  • [4] Parametric analysis of polyhedral iteration spaces
    Clauss, P
    Loechner, V
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1998, 19 (02): : 179 - 194
  • [5] Darte A., 1991, Parallel Processing Letters, V1, P73, DOI 10.1142/S0129626491000021
  • [6] Hannig F, 2001, LECT NOTES COMPUT SC, V2127, P51
  • [7] ORGANIZATION OF COMPUTATIONS FOR UNIFORM RECURRENCE EQUATIONS
    KARP, RM
    MILLER, RE
    WINOGRAD, S
    [J]. JOURNAL OF THE ACM, 1967, 14 (03) : 563 - &
  • [8] KUHN RH, 1980, WORKSH INT NETW PAR, P11
  • [9] Kung S.Y., 1987, VLSI array processors
  • [10] ON THE DESIGN OF ALGORITHMS FOR VLSI SYSTOLIC ARRAYS
    MOLDOVAN, DI
    [J]. PROCEEDINGS OF THE IEEE, 1983, 71 (01) : 113 - 120