共 10 条
- [4] Design and analysis of a portable high-speed clock generator [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2001, 48 (04): : 367 - 375
- [5] HWANG I, 2000, IEEE INT SOL STAT CI, P168, DOI DOI 10.1109/ISSCC.2000.839734
- [6] JONG JJ, 2001, P IEEE INT S CIRC SY, V1, P272
- [7] LEE CH, 1998, P ISCAS SAN DIEG CA, V1, P233
- [9] A 0.10μm CMOS, 1.2V, 2GHz phase-locked loop with gain compensation VCO [J]. PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 213 - 216
- [10] A 0.35 mu m CMOS 3-880MHz PLL N/2 clock multiplier and distribution network with low jitter for microprocessors [J]. 1997 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - DIGEST OF TECHNICAL PAPERS, 1997, 40 : 330 - 331