HEPSYCODE-RT: a Real-Time Extension for an ESL HW/SW Co-Design Methodology

被引:2
作者
Muttillo, Vittoriano [1 ]
Valente, Giacomo [1 ]
Ciambrone, Daniele [1 ]
Stoico, Vincenzo [1 ]
Pomante, Luigi [1 ]
机构
[1] Ctr Excellence DEWS, Via Vetoio 1, Laquila, Italy
来源
PROCEEDINGS OF THE RAPIDO'18 WORKSHOP HIPEAC'18 CONFERENCE | 2015年
关键词
HW/SW Co-Design; Heterogeneous Parallel Systems; DSE; real-time systems;
D O I
10.1145/3180665.3180670
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This work(1) focuses on the definition of a methodology for handling embedded real-time applications, starting from an existing HW/SW co-design methodology able to support the design of dedicated heterogeneous parallel systems. The state-of-the-art related to similar tools and methodologies is presented and the reference framework with the proposed extension to the real-time world is introduced. A case study is then described to show a design space exploration able to consider such an extension.
引用
收藏
页数:6
相关论文
共 17 条
  • [11] Automatic synthesis of communication and concurrency for exploring component-based system implementations considering UML channel semantics
    Posadas, Hector
    Penil, Pablo
    Nicolas, Alejandro
    Villar, Eugenio
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2015, 61 (08) : 341 - 360
  • [12] Mode change orotocols for real-time systems: A survey and a new proposal
    Real, J
    Crespo, A
    [J]. REAL-TIME SYSTEMS, 2004, 26 (02) : 161 - 197
  • [13] Rosvall K, 2014, DES AUT TEST EUROPE
  • [14] Stoico V., 2017, EUR CONF ON DIGIT SY
  • [15] Hardware/Software Codesign: The Past, the Present, and Predicting the Future
    Teich, Juergen
    [J]. PROCEEDINGS OF THE IEEE, 2012, 100 : 1411 - 1430
  • [16] Vahid F., 2001, EMBEDDED SYSTEM DESI
  • [17] Exploring system architectures in AADL via POLYCHRONY and SYNDEX
    Yu, Huafeng
    Ma, Yue
    Gautier, Thierry
    Besnard, Loic
    Talpin, Jean-Pierre
    Le Guernic, Paul
    Sorel, Yves
    [J]. FRONTIERS OF COMPUTER SCIENCE, 2013, 7 (05) : 627 - 649