Low-Cost Non-TSV based 3D Packaging using Glass Panel Embedding (GPE) for Power-efficient, High-Bandwidth Heterogeneous Integration

被引:8
作者
Ravichandran, Siddharth [1 ]
Yamada, Shuhei [2 ]
Liu, Fuhan [1 ]
Smet, Vanessa [1 ]
Kathaperumal, Mohanalingam [1 ]
Tummala, Rao [1 ]
机构
[1] Georgia Inst Technol, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
[2] Murata Mfg Co Ltd, Kyoto, Japan
来源
2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC) | 2019年
关键词
High Density Fan-out; Panel Fan-out; 3D; Glass Panel Embedding; Heterogeneous Integration;
D O I
10.1109/ECTC.2019.00277
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
High density Logic-HBM integration, today, is built predominantly using 2.5D interposers which are fundamentally limited by long interconnect lengths, and they also are expensive as the package sizes increase. Although 3D ICs enable lowest possible latencies and power-efficiencies, they are challenged by power-delivery and thermal management issues. This paper presents, for the first time, a non-TSV based 3D face-to-face Logic-memory integration using Glass Panel Embedding (GPE) technology for high-density large package applications achieving excellent bandwidth and power-efficiency that are not possible in current approaches. The proposed architecture also achieves small form-factors, and reliability at low cost for high-bandwidth applications. Direct-board attach of such packages enabled by tailorable CTE of glass also provides radical benefits to power delivery from reduced loop-inductances. By studying the fundamental issues of panel-warpage in fan-out packages, and through process improvements achieve <80 mu m across 100x100 mm panel enabling HBM assembly at 40 mu m pitch.
引用
收藏
页码:1796 / 1802
页数:7
相关论文
共 18 条
[1]  
[Anonymous], 2018 IEEE 68 EL COMP
[2]   Study on Process Induced Wafer Level Warpage of Fan-Out Wafer Level Packaging [J].
Che, F. X. ;
Ho, David ;
Ding, Mian Zhi ;
MinWoo, Daniel Rhee .
2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, :1879-1885
[3]  
Das S., 2004, ISPD 04, P108, DOI DOI 10.1145/981066.981091
[4]   Wafer-Level Integration of an Advanced Logic-Memory System Through the Second-Generation CoWoS Technology [J].
Hou, S. Y. ;
Chen, W. Chris ;
Hu, Clark ;
Chiu, Christine ;
Ting, K. C. ;
Lin, T. S. ;
Wei, W. H. ;
Chiou, W. C. ;
Lin, Vic J. C. ;
Chang, Victor C. Y. ;
Wang, C. T. ;
Wu, C. H. ;
Yu, Douglas .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (10) :4071-4077
[5]   TSV Redundancy: Architecture and Design Issues in 3-D IC [J].
Hsieh, Ang-Chih ;
Hwang, TingTing .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (04) :711-722
[6]  
Jain P, 2010, THREE-DIMENSIONAL INTEGRATED CIRCUIT DESIGN, P33, DOI 10.1007/978-1-4419-0784-4_3
[7]  
Jun H, 2017, IEEE INT MEM WORKSH, P99
[8]  
Liu Y, 2012, INT CONF MANIP MANU, P14, DOI 10.1109/3M-NANO.2012.6473002
[9]   Embedded Multi-Die Interconnect Bridge (EMIB) - A High Density, High Bandwidth Packaging Interconnect [J].
Mahajan, Ravi ;
Sankman, Robert ;
Patel, Neha ;
Kim, Dae-Woo ;
Aygun, Kemal ;
Qian, Zhiguo ;
Mekonnen, Yidnekachew ;
Salama, Islam ;
Sharan, Sujit ;
Iyengar, Deepti ;
Mallik, Debendra .
2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, :557-565
[10]   Integrated Copper Heat Spreaders in Glass Panel Embedded Packages with Near-Zero Thermal Interface Resistance [J].
Nedumthakady, Nithin ;
Deprospo, Bartlet ;
Raj, P. Markondeya ;
Sundaram, Venky ;
Tummala, Rao ;
Byers, Kyle ;
Garrison, Sean ;
Gibson, Chris ;
Elsbury, Michael .
2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, :2013-2018