System-level design models and implementation techniques

被引:3
|
作者
Lavagno, L [1 ]
Sangiovanni-Vincentelli, A [1 ]
机构
[1] Politecn Torino, Dipartimento Elettron, I-10129 Turin, Italy
来源
1998 INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS | 1998年
关键词
D O I
10.1109/CSD.1998.657536
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Electronic systems need to accommodate rapidly changing product specifications and to reduce design costs together with design turn-around time. To be able to re-use part of previous designs and to be able to include new functionality rapidly, system designers tend to use micro-controllers and Digital Signal Processors (DSPs) as much as possible. For performance reasons may be forced to design special purpose hardware, but even then there is a strong motivation toward the re-use of parts already designed. This trend will change the industrial landscape and will make the trade and assembly of Intellectual Properties (IPs) embodied in layouts, RTL designs, and software programs indispensable. We believe that system design should be based on the use of one or more formal models to describe the behavior of the system at a high level of abstraction, before a decision on its decomposition into hardware and software components is taken. Design should then be based on a sequence consisting of the initial functional design (i.e., specifying what the system is intended to do) and its analysis, the mapping of such functional description into an architecture, and the consequent performance evaluation. The final implementation of the system should be made using automatic synthesis as much as possible from this high level of abstraction, to ensure implementations that are "correct by construction." Validation (through simulation or verification) should be done at the highest possible levels of abstraction.
引用
收藏
页码:24 / 32
页数:9
相关论文
共 50 条
  • [1] Design for verification in system-level models and RTL
    Mathur, Anmol
    Krishnaswamy, Venkat
    2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 193 - 198
  • [2] ARCHITECTURAL MODELS ARE KEY TO SYSTEM-LEVEL DESIGN
    JAIN, PP
    ELECTRONIC DESIGN, 1991, 39 (06) : 57 - &
  • [3] Models and Tradeoffs in WSN System-Level Design
    Campanoni, Simone
    Fornaciari, William
    11TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN - ARCHITECTURES, METHODS AND TOOLS : DSD 2008, PROCEEDINGS, 2008, : 676 - 684
  • [4] SYSTEM-LEVEL DESIGN
    BOURBON, B
    COMPUTER DESIGN, 1990, 29 (23): : 19 - 21
  • [5] A survey of design techniques for system-level dynamic power management
    Benini, L
    Bogliolo, A
    De Micheli, G
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (03) : 299 - 316
  • [6] Aspects on system-level design
    Plantin, J
    Stoy, E
    PROCEEDINGS OF THE SEVENTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES'99), 1999, : 209 - 210
  • [7] ILP and heuristic techniques for system-level design on network processor architectures
    Ostler, Chris
    Chatha, Karam S.
    Ramamurthi, Vijay
    Srinivasan, Krishnan
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2007, 12 (04)
  • [8] Challenges in system-level design
    Wolf, W
    FORMAL METHODS IN COMPUTER-AIDED DESIGN, 2004, 3312 : 1 - 5
  • [9] Challenges in system-level design
    Wolf, W
    FORMAL METHODS IN COMPUTER-AIDED DESIGN, PROCEEDINGS, 2004, 3312 : 1 - 5
  • [10] No wait for system-level design
    IET Electron. Syst. Softw., 2006, 6 (02):