Trap assisted conduction in high K dielectric capacitors on 4H-SiC

被引:1
|
作者
Weng, M. H. [1 ]
Mahapatra, R. [1 ]
Horsfall, A. B. [1 ]
Wright, N. G. [1 ]
Coleman, P. G. [2 ]
Burrows, C. P. [2 ]
机构
[1] Newcastle Univ, Sch Elect Elect & Comp Engn, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, England
[2] Univ Bath, Dept Phys\, Bath BA2 7AY, Avon, England
来源
关键词
high K dielectric; MISiC capacitor; trap assisted conduction;
D O I
10.4028/www.scientific.net/MSF.556-557.679
中图分类号
TQ174 [陶瓷工业]; TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
The characteristic of trap assisted conduction and interface states for a Pd/TiO2/SiO2/SiC structure has been investigated at temperatures up to 500 degrees C. Thermally oxidized Ti/SiO2 gate capacitors fabricated by dry oxidation in O-2 were studied. The electrical measurements show the current conduction through this capacitor structure is controlled by a trap assisted conduction mechanism at low bias and the barrier height (phi(A)) between the metal and the TiO2 was extracted. The current density in the dielectric stacks is also shown to be strongly temperature dependent. The results demonstrate that the formation of a charge dipole under the Pd contact is responsible for barrier height and not any changes in the behaviour of the TiO2 film itself, such as a change in concentration of trapping centres. The reported results indicate electron trapping property across the SiO2 layer is consistent with fitting experimental results to the trap assisted conduction model.
引用
收藏
页码:679 / +
页数:2
相关论文
共 50 条
  • [1] A 4H-SiC TMOS with triple trenches and high-K dielectric
    Yao, Jiafei
    Hu, Ziwei
    Zhu, Yeqin
    Liu, Yuao
    Li, Man
    Yang, Kemeng
    Chen, Jing
    Zhang, Maolin
    Zhang, Jun
    Guo, Yufeng
    MICRO AND NANOSTRUCTURES, 2025, 201
  • [2] Impact of the oxidation temperature on the interface trap density in 4H-SiC MOS capacitors
    Thomas, S. M.
    Jennings, M. R.
    Sharma, Y. K.
    Fisher, C. A.
    Mawby, P. A.
    SILICON CARBIDE AND RELATED MATERIALS 2013, PTS 1 AND 2, 2014, 778-780 : 599 - 602
  • [3] High-temperature time-dependent dielectric breakdown of 4H-SiC MOS capacitors
    Hou, Xinlan
    Luo, Runding
    Liu, Qibin
    Chi, Yanqing
    Zhang, Jie
    Ma, Hongping
    Zhang, Qingchun
    Fan, Jiajie
    CASE STUDIES IN THERMAL ENGINEERING, 2024, 63
  • [4] Time-dependent dielectric breakdown of 4H-SiC MOS capacitors and DMOSFETs
    Matocha, Kevin
    Dunne, Greg
    Soloviev, Stanislav
    Beaupre, Richard
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (08) : 1830 - 1834
  • [5] High quality interlayer dielectric for 4H-SiC DMOSFETs
    Okayama, T.
    Arthur, S. D.
    Waldrab, P.
    Rao, Mulpuri V.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2007, 22 (11) : 1193 - 1199
  • [6] Two-State Current Conduction in High-k/SiO2 Stacked Dielectric with High Bandgap 4H-SiC Substrate
    Chiang, Jung-Chin
    Hwu, Jenn-Gwo
    WIDE BANDGAP SEMICONDUCTOR MATERIALS AND DEVICES 12, 2011, 35 (06): : 165 - 171
  • [7] Electrical properties of 4H-SiC MIS capacitors with AlN gate dielectric grown by MOCVD
    Khosa, R. Y.
    Chen, J. T.
    Palsson, K.
    Karhu, R.
    Hassan, J.
    Rorsman, N.
    Sveinbjornsson, E. O.
    SOLID-STATE ELECTRONICS, 2019, 153 : 52 - 58
  • [8] Simulation study on 4H-SiC power devices with high-k dielectric FP terminations
    Song, Qing-Wen
    Zhang, Yu-Ming
    Zhang, Yi-Men
    Tang, Xiao-Yan
    DIAMOND AND RELATED MATERIALS, 2012, 22 : 42 - 47
  • [9] Performance enhancement of 4H-SiC superjunction trench MOSFET with extended high-K dielectric
    Yao, Jiafei
    Yang, Zhengfei
    Zhu, Yeqin
    Yao, Qing
    Chen, Jing
    Yang, Kemeng
    Li, Man
    Zhang, Maolin
    Zhang, Jun
    Guo, Yufeng
    MICROELECTRONICS JOURNAL, 2024, 151