共 50 条
- [31] Challenge of a multiple-valued technology in recent deep-submicron VLSI 31ST INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2001, : 241 - 244
- [32] Dual-metal gate technology for deep-submicron CMOS transistors 2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 72 - 73
- [33] Effect of wire delay on the design of prefix adders in deep-submicron technology CONFERENCE RECORD OF THE THIRTY-FOURTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2000, : 1713 - 1717
- [36] Implimentation and Evaluation of an Efficient Clock Distribution Network for Deep-Submicron Technology 2015 2ND INTERNATIONAL CONFERENCE ON ELECTRICAL INFORMATION AND COMMUNICATION TECHNOLOGY (EICT), 2015, : 239 - 242
- [37] Impact of Single-Event Upsets in Deep-Submicron Silicon Technology MRS Bulletin, 2003, 28 : 117 - 120
- [38] MULTILAYER RESIST DRY-ETCHING TECHNOLOGY FOR DEEP-SUBMICRON LITHOGRAPHY JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1993, 11 (06): : 2284 - 2287
- [39] Scaling of InGaAs MOSFETs into deep-submicron GRAPHENE, GE/III-V, AND EMERGING MATERIALS FOR POST-CMOS APPLICATIONS 2, 2010, 28 (05): : 185 - 201