Implementation of High Performance Vedic Multiplier and Design of DSP Operations Using Vedic Sutra

被引：0
|
作者：
Srimani, Supriyo [1 ]
Kundu, Diptendu Kumar [2 ]
Panda, Saradindu [3 ]
Maji, B. [4 ]
机构：
[1] Rajabazar Sci Coll, Dept Radio Phys & Elect, Kolkata, India
[2] Narula Inst Technol, Elect & Telecommun Dept, Kolkata, India
[3] Narula Inst Technol, ECE Dept, Kolkata, India
[4] Natl Inst Technol, ECE Dept, Durgapur, India
来源：
COMPUTATIONAL ADVANCEMENT IN COMMUNICATION CIRCUITS AND SYSTEMS, ICCACCS 2014 | 2015年 / 335卷
关键词：
DSP; Vedic mathematics; Vedic multiplier;
D O I：
10.1007/978-81-322-2274-3_49
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
Digital signal processing (DSP) operations are very important part of engineering as well as medical discipline. Designing of DSP operations have many approaches. For the designing of DSP operations, multiplication plays a important role to perform signal processing operations such as convolution and correlation. The aim of this paper is to design a multiplier circuit based on Vedic sutras and method for DSP operations based on ancient Vedic mathematics is contemplated. In this paper, we have given the design up to multipliers based on Vedic multiplication sutra 'Urdhva-Tiryakbhyam' the design of 4 x 4 has been sketched in DSCH2 and all the outputs have been given. The layout of those circuits has also been generated by Microwind. The internal circuit diagram of all the blocks has been explained. The noise power have been calculated by T-Spice-13 in 45 nm Technology. This algorithm is implemented in MATLAB and also compared with the inbuilt functions in MATLAB.
引用
收藏
页码：443 / 449
页数：7
相关论文
共 50 条
  • [21] Design and Comparison of Multiplier using Vedic Mathematics
    Mistri, Nikhil R.
    Somani, S. B.
    Shete, V. V.
    2016 INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTATION TECHNOLOGIES (ICICT), VOL 2, 2016, : 92 - 96
  • [22] High Speed Multiplier Implementation Based on Vedic Mathematics
    Meghana, V.
    Sandhya, S.
    Aparna, R.
    Gururaj, C.
    2015 INTERNATIONAL CONFERENCE ON SMART SENSORS AND SYSTEMS (IC-SSS 2015), 2015,
  • [23] Design of Vedic Multiplier using Adiabatic Logic
    Singh, Shashank
    Sasamal, Trailokya Nath
    2015 1ST INTERNATIONAL CONFERENCE ON FUTURISTIC TRENDS ON COMPUTATIONAL ANALYSIS AND KNOWLEDGE MANAGEMENT (ABLAZE), 2015, : 438 - 441
  • [24] Implementation of High Speed Matrix Multiplier using Vedic Mathematics on FPGA
    Mogre, S. V.
    Bhalke, D. G.
    1ST INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION CONTROL AND AUTOMATION ICCUBEA 2015, 2015, : 959 - 963
  • [25] Design and Comparison of Multiplier using Vedic Sutras
    Lad, Shraddha
    Bendre, Varsha S.
    2019 5TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION, CONTROL AND AUTOMATION (ICCUBEA), 2019,
  • [26] Implementation of Optimized Vedic Multiplier using CMOS Technology
    Masurkar, Ekta
    Dakhole, Pravin
    2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 840 - 844
  • [27] Implementation of an Efficient Multiplier Using the Vedic Multiplication Algorithm
    Gulati, Paras
    Yadav, Harsh
    KumarTaleja, Manoj
    2016 IEEE INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND AUTOMATION (ICCCA), 2016, : 1440 - 1443
  • [28] FPGA Implementation of Efficient Vedic Multiplier
    Pichhode, Khushboo
    Patil, Mukesh D.
    Shah, Divya
    Rohit, Chaurasiya B.
    2015 IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING (ICIP), 2015, : 565 - 570
  • [29] Design and Implementation of 8-Bit Vedic Multiplier Using CMOS Logic
    Deodhe, Yeshwant
    Kakde, Sandeep
    Deshmukh, Rushikesh
    2013 INTERNATIONAL CONFERENCE ON MACHINE INTELLIGENCE AND RESEARCH ADVANCEMENT (ICMIRA 2013), 2013, : 340 - 344
  • [30] Design and Implementation of 8-bit Vedic Multiplier using mGDI Technique
    Meti, Shashank S.
    Bharath, C. N.
    Kumar, Praveen Y. G.
    Kariyappa, B. S.
    2017 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2017, : 1923 - 1927
12345