Implementation of High Performance Vedic Multiplier and Design of DSP Operations Using Vedic Sutra

被引：0
|
作者：
Srimani, Supriyo [1 ]
Kundu, Diptendu Kumar [2 ]
Panda, Saradindu [3 ]
Maji, B. [4 ]
机构：
[1] Rajabazar Sci Coll, Dept Radio Phys & Elect, Kolkata, India
[2] Narula Inst Technol, Elect & Telecommun Dept, Kolkata, India
[3] Narula Inst Technol, ECE Dept, Kolkata, India
[4] Natl Inst Technol, ECE Dept, Durgapur, India
来源：
COMPUTATIONAL ADVANCEMENT IN COMMUNICATION CIRCUITS AND SYSTEMS, ICCACCS 2014 | 2015年 / 335卷
关键词：
DSP; Vedic mathematics; Vedic multiplier;
D O I：
10.1007/978-81-322-2274-3_49
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
Digital signal processing (DSP) operations are very important part of engineering as well as medical discipline. Designing of DSP operations have many approaches. For the designing of DSP operations, multiplication plays a important role to perform signal processing operations such as convolution and correlation. The aim of this paper is to design a multiplier circuit based on Vedic sutras and method for DSP operations based on ancient Vedic mathematics is contemplated. In this paper, we have given the design up to multipliers based on Vedic multiplication sutra 'Urdhva-Tiryakbhyam' the design of 4 x 4 has been sketched in DSCH2 and all the outputs have been given. The layout of those circuits has also been generated by Microwind. The internal circuit diagram of all the blocks has been explained. The noise power have been calculated by T-Spice-13 in 45 nm Technology. This algorithm is implemented in MATLAB and also compared with the inbuilt functions in MATLAB.
引用
收藏
页码：443 / 449
页数：7
相关论文
共 50 条
  • [1] Design and Implementation of Low Power and High Performance Vedic Multiplier
    Raju, R.
    Veerakumar, S.
    2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 601 - 605
  • [2] Design a DSP Operations using Vedic Mathematics
    Itawadiya, Akhalesh K.
    Mahle, Rajesh
    Patel, Vivek
    Kumar, Dadan
    2013 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2013, : 897 - 902
  • [3] High speed multiplier using Nikhilam Sutra algorithm of Vedic mathematics
    Pradhan, Manoranjan
    Panda, Rutuparna
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2014, 101 (03) : 300 - 307
  • [4] Optimized Hardware Implementation of Vedic Binary Multiplier using Nikhilam Sutra on FPGA
    Yash, Palak
    Thakare, Mansi
    Jajodia, Babita
    2022 IEEE 13TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2022, : 101 - 104
  • [5] Design of a high speed Vedic multiplier and square architecture based on Yavadunam Sutra
    A Deepa
    C N Marimuthu
    Sādhanā, 2019, 44
  • [6] Design of a high speed Vedic multiplier and square architecture based on Yavadunam Sutra
    Deepa, A.
    Marimuthu, C. N.
    SADHANA-ACADEMY PROCEEDINGS IN ENGINEERING SCIENCES, 2019, 44 (09):
  • [7] Implementation of multiplier using Vedic mathematics
    Priya S, Sridevi Sathya
    Reddy, Chalimadugu Dinesh Kumar
    Reddy, Somsagar Ranganath
    Murugan, C. Arul
    MATERIALS TODAY-PROCEEDINGS, 2022, 65 : 3921 - 3926
  • [8] Design of High Performance 8 bit Vedic Multiplier using Compressor
    Gupta, Radheshyam
    Dhar, Rajdeep
    Baishnab, K. L.
    Mehedi, Jishan
    2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ENGINEERING AND TECHNOLOGY (ICAET), 2014,
  • [9] VLSI Design of High Speed Vedic Multiplier for FPGA Implementation
    Gavali, Kapil Ram
    Kadam, Poonam
    PROCEEDINGS OF 2ND IEEE INTERNATIONAL CONFERENCE ON ENGINEERING & TECHNOLOGY ICETECH-2016, 2016, : 936 - 939
  • [10] Implementation of Optimized High Performance 4x4 Multiplier using Ancient Vedic Sutra in 45 nm Technology
    Kundu, Diptendu Kumar
    Srimani, Supriyo
    Panda, Saradindu
    Maji, Bansibadan
    2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2014,
12345